- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365967 > TSB12LV32-EP IC APEX 20KE FPGA 100K 324-FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB12LV32-EP |
| 英文描述： | IC APEX 20KE FPGA 100K 324-FBGA |
| 中文描述： | 軍事增強(qiáng)塑料電機(jī)及電子學(xué)工程師聯(lián)合會(huì)1394-1995和P1394a兼容通用鏈路層控制器 |
| 文件頁數(shù)： | 67/106頁 |
| 文件大小： | 605K |
| 代理商： | TSB12LV32-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當(dāng)前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
5
–
11
Table 5
–
1. Modes of Operation
DMRX
0
Isochronous packet transmit with auto header insertion
1
Isochronous packet receive without header and trailer
0
Isochronous packet transmit without header insertion
1
Isochronous packet receive with header and trailer
0
Asynchronous packet transmit with auto header insertion
1
Asynchronous packet receive without headers and trailer
0
Asynchronous packet transmit without header insertion
1
Asynchronous packet receive with headers and trailer
DMASYNC
0
0
0
0
1
1
1
1
DMHDR
0
0
1
1
0
0
1
1
MODE OF OPERATION
5.2.1
Upon receiving a high on DMREADY, the following sequence of operations is performed:
Isochronous Transmit With Automatic Header Insertion
Step 1:
DMDONE will be asserted low (deactivated) at the next DMCLK cycle.
Step 2:
The data mover will take the header that has been loaded into the header0 register at 38h
and request the link core to transmit the data onto the 1394 bus.
Step 3:
The link core will fetch the header from the header0 register.
Step 4:
DMPRE will pulse for one DMCLK cycle before the first data quadlet is sent.
Step 5:
The data mover will then begin to fetch the data payload by asserting DMRW high.
Step 6:
When the link core has fetched the last data quadlet, the data mover checks if the number
of channels specified by the control registers have been sent. If all channels have been sent
the data mover waits for a subaction gap to occur before asserting DMDONE high to
indicate the end of the cycle. Otherwise the data mover will provide the header in the next
header register and then begin fetching the data payload until all channels are complete.
The timing diagrams in Figures 5
–
13 to 5
–
15 illustrate this mode of operation at different transmit speeds.
For simplification, these diagrams show three quadlets of data payload.
DMCLK
DMRW
DMD[0:15]
DMREADY
DMPRE
DMDONE
Figure 5
–
13. Isochronous Transmit With Auto Header Insertion at 400 Mbps
DMCLK
DMRW
DMD[0:15]
DMREADY
DMPRE
DMDONE
Figure 5
–
14. Isochronous Transmit With Auto Header Insertion at 200 Mbps
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB12LV01B-EP | FPGA (Field-Programmable Gate Array) |
| TSB12LV01BPZ | FPGA (Field-Programmable Gate Array) |
| TSB12LV26-EP | 672-pin FineLine BGA |
| TSB12LV22PZP | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB12LV26PZ | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB12LV32I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 and P1394a Compliant General-Purpose Link-Layer Controller |
| TSB12LV32IPZ | 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV32IPZEP | 制造商:Texas Instruments 功能描述:1394 I-TEMP 1394 GENERAL-PURPOSE LINK LAYER CONTROLLER (GP2L - Rail/Tube |
| TSB12LV32IPZG4 | 功能描述:1394 接口集成電路 General Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV32PZ | 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。