- 您現在的位置：買賣IC網 > PDF目錄365968 > TSB14AA1T FPGA (Field-Programmable Gate Array) PDF資料下載
參數資料
| 型號： | TSB14AA1T |
| 英文描述： | FPGA (Field-Programmable Gate Array) |
| 中文描述： | 電信提供商/數據通信 |
| 文件頁數： | 13/35頁 |
| 文件大小： | 224K |
| 代理商： | TSB14AA1T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
3
–
1
3 Internal Register Configuration
There are 10 accessible internal registers in the TSB14AA1A. The configuration of the registers is shown in Table
3
–
1, and corresponding field descriptions given in Table 3
–
2.
A reserved register or register field (marked as reserved or RSVD in the following register configuration tables) is read
as 0, but is subject to future usage.
Table 3
–
1. Base Register Configuration
Address
BIT POSITION
3
0
1
2
4
5
6
7
0000
PHYSICAL_ID
R_F_TEST
0001
TD
IBR
RESERVED
0010
LAST_ARB_WON_PHYSICAL_ID
RSVD
E
0011
RDATA
RSTRB
XFR_SPD
E_REGISTER_COUNT
0100
PRIORITY
RESERVED
0101
PRODUCT IDENTIFIER
RESERVED FOR TEST
0110
EBLREQ
IRBR
SMRST
SWHRST
LAST_ARB_WON_PRIORITY
0111
DDLS
DSLS
ENDLS
RESERVED
TDATA
TSTRB
TDOE
OCDOE
1000
RESERVED FOR TEST
1001
RESERVED FOR TEST
Table 3
–
2. Base Register Field Description
FIELD
SIZE
TYPE
DESCRIPTION
RESERVED
R/W
All fields marked as reserved or RSVD must be read as 0. Whenever software is
developed that writes to a register that has a reserved field, software must write a 0 to
each reserved bit. In this way a bit can be added later with the default value of 0 that
reverts to previous functionality. Whenever a read is done of a register that has
reserved fields, software must not depend on the reserved fields to hold any particular
value.
RESERVED FOR TEST
Reserved
for Test
All fields marked as reserved for test or R_F_TEST may only be written to as a test to
allow reading of and writing to the entire 8 bits of a register. For normal operation of the
PHY the bit(s) should be set to 0. Whenever a read is done of a register that has
reserved for test fields, software must not depend on the reserved for test fields to hold
any particular value.
PHYSICAL_ID
6
R/W
Physical layer ID for this node. Unlike the equivalent field in the cable environment, the
physical ID in the backplane environment is writeable. The power-up state of this field is
000000b. The hardware-reset state of this field is the binary state of the external ID pins
on the device. This field is unaffected by bus reset (IBR, IRBR) and state machine reset
(SMRST). It is reinitialized to the external pin values by a hardware reset or reset
initiated by writing to the software initiated hard reset (SWHRST) bit.
TD
1
R/W
Transceiver disable. When set to 1 the PHY sets the output enable signals so that the
bus transceivers are disabled. The TSB14AA1A ignores any link layer service actions
that require a change to this bus output state. The power-up state of this field is 0. The
state of this bit is not affected by bus resets.
IBR
1
R/W
Initiate bus-reset. When set to 1, the PHY initiates a bus request immediately (without
arbitration). This bit causes assertion of the reset signal for approximately 8
μ
s and is
self-clearing. The IBR bit may be used to initiate bus resets when open collector
transceivers are implemented. In general the IRBR bit must be used to initiate bus
resets instead of IBR. The IBR bit is retained for software compatibility with the
TSB14CO1A when used with open-collector transceivers. When 3-state transceivers
are implemented, the IRBR bit must be used to initiate bus resets. The power-up state
of this field is 0.
相關PDF資料 |
PDF描述 |
|---|---|
| TSB14C01MHV | IC APEX 20KE FPGA 160K 484-FBGA |
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB21LV03MHV | IC APEX 20KE FPGA 200K 484-FBGA |
| TSB21LV03CHV | IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER |
| TSB2203X6MMX30M | IC APEX 20KE FPGA 200K 240-PQFP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB14AA1TPFB | 功能描述:IC BACKPLANE PHY 3.3V 48-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| TSB14C01 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB14C01A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB14C01AI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB14C01AIPM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
發布緊急采購，3分鐘左右您將得到回復。