- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365968 > TSB14AA1T FPGA (Field-Programmable Gate Array) PDF資料下載
參數(shù)資料
| 型號： | TSB14AA1T |
| 英文描述： | FPGA (Field-Programmable Gate Array) |
| 中文描述： | 電信提供商/數(shù)據(jù)通信 |
| 文件頁數(shù)： | 33/35頁 |
| 文件大小： | 224K |
| 代理商： | TSB14AA1T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁
6
–
13
A node implementing urgent priority sets its Urgent_Count to three whenever an unlabeled (i.e., fair) packet
is transmitted or received. This includes received packets that are addressed to other nodes.
A node decrements its Urgent_Count whenever a packet with the urgent label is transmitted or received.
This includes received packets that are addressed to other nodes. This ensures that there is at most three
urgent packets for every fair packet. This does not ensure that every node using urgent priority obtains the
bus three times for each fairness interval. The node arbitrating with the highest priority always obtains the
bus before other nodes arbitrating with an urgent, but lower, priority.
In the presence of urgent nodes, a fairness interval ends after the final fair node and up to three remaining urgent
nodes have successfully accessed the bus. Since all fair nodes now have their Arbitration_Enable signals reset and
all urgent nodes have their Urgent_Count decremented to zero, none of the nodes can access the bus. The bus
remains idle until an arbitration reset gap has occurred, re-enabling arbitration on all nodes and starting the next
fairness interval. This process is illustrated in Figure 6
–
11, which illustrates a situation where there are three nodes
arbitrating for the bus with Physical_IDs such that A has the highest priority, B is in the middle priority, and C has the
lowest priority. Nodes A and C are using fair priority and node B is using urgent priority.
Fairness Interval N
Urgent
Packet
Fairness
Interval N+1
arb Node B
arb Node B arb Node B arb Node A
arb Node B arb Node B
arb Node B arb Node C arb Node B
Node B
arb
3
2
1
3
2
1
3
2
1
3
Node B
arb
A
Urgent
Packet
A Node Using The Urgent
Protocol Has a Higher Priority Than Any Fair Node
Fairness
Interval N
–
1
Urgent
Packet
Urgent
Packet
Fair
Packet
Urgent
Packet
Urgent
Packet
Fair
Packet
Urgent
Packet
Urgent
Packet
Urgent
Packet
Arbitration_Enable Set at
Arbitration Reset Gap
Urgent_Count Incremented
by 3 After a Fair Node (A) Wins
Arbitration and Sends a Packet
Urgent_Count Decremented
When Urgent Node Sends a Packet
Urgent_Count Incremented
by 3 After a Fair Node (C) Wins
Arbitration and Sends a Packet
Arbitration_Enable Set at
Arbitration Reset Gap
A
Node A
Arbitration_Enable
Node B
Urgent_Count
Node C
Arbitration_Enable
Urgent_Count Set
to 3 at Arbitration Reset Gap
Note: Physical_ID of A > B > C
Figure 6
–
11. Urgent Arbitration
In the backplane environment, the natural priority is the concatenation of the 4-bit urgent priority level with the
Physical_ID. These results are listed as follows.
A node using the urgent priority always wins an arbitration contest over all nodes using the fair priority.
The node using the highest priority level wins the arbitration level.
When more than one node uses the highest priority level, then the one with the highest Physical_ID wins.
6.4.4
Immediate Arbitration
This arbitration class is used by nodes sending an acknowledge to a received packet. Transmission of the
acknowledge (beginning with a Data_Prefix) occurs as soon as an acknowledge gap is detected. This arbitration
class is referred to as immediate because an arbitration sequence is not transmitted to obtain access to the bus (i.e.,
the node does not actually arbitrate for the bus).
6.5
Reset
6.5.1
Backplane PHY Reset
Upon a power reset event (i.e., power up) registers and control and status registers (CSRs) associated with the
operation of the PHY are initialized to their default values. State machines associated with PHY operations are
initialized. The Bus_Reset signal is not transmitted on the bus by the PHY.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB14C01MHV | IC APEX 20KE FPGA 160K 484-FBGA |
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB21LV03MHV | IC APEX 20KE FPGA 200K 484-FBGA |
| TSB21LV03CHV | IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER |
| TSB2203X6MMX30M | IC APEX 20KE FPGA 200K 240-PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB14AA1TPFB | 功能描述:IC BACKPLANE PHY 3.3V 48-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| TSB14C01 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB14C01A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB14C01AI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB14C01AIPM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。