- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374033 > ADSP-21266SKSTZ-2D (ANALOG DEVICES INC) SHARC Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | ADSP-21266SKSTZ-2D |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | SHARC Embedded Processor |
| 中文描述： | 16-BIT, 66.67 MHz, OTHER DSP, PQFP144 |
| 封裝： | ROHS COMPLIANT, MS-026BFB, LQFP-144 |
| 文件頁數(shù)： | 29/44頁 |
| 文件大小： | 426K |
| 代理商： | ADSP-21266SKSTZ-2D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ADSP-21266
Rev. B
|
Page 29 of 44
|
May 2005
Serial Ports
To determine whether communication is possible between two
devices at clock speed n, the specifications in
Table 24
,
Table 25
,
Table 26
,
Table 27
,
Figure 21
, and
Figure 22
must be confirmed:
1) frame sync delay and frame sync setup and hold; 2) data delay
and data setup and hold; and 3) SCLK width.
Serial port signals (SCLK, FS, DxA,/DxB) are routed to the
DAI_P20
–
1 pins using the SRU. Therefore, the timing specifi-
cations provided below are valid at the DAI_P20
–
1 pins.
Table 24. Serial Ports—External Clock
Parameter
Timing Requirements
t
SFSE
Min
Max
Unit
FS Setup Before SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
1
FS Hold After SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
1
Receive Data Setup Before Receive SCLK
1
Receive Data Hold After SCLK
1
SCLK Width
SCLK Period
2.5
ns
t
HFSE
2.5
2.5
2.5
7
20
ns
ns
ns
ns
ns
t
SDRE
t
HDRE
t
SCLKW
t
SCLK
Switching Characteristics
t
DFSE
FS Delay After SCLK
(Internally Generated FS in Either Transmit or Receive Mode)
2
FS Hold After SCLK
(Internally Generated FS in Either Transmit or Receive Mode)
2
Transmit Data Delay After Transmit SCLK
2
Transmit Data Hold After Transmit SCLK
2
7
ns
t
HOFSE
2
ns
ns
ns
t
DDTE
t
HDTE
7
2
1
Referenced to sample edge.
2
Referenced to drive edge.
Table 25. Serial Ports—Internal Clock
Parameter
Timing Requirements
t
SFSI
Min
Max
Unit
FS Setup Before SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
1
FS Hold After SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
1
Receive Data Setup Before SCLK
1
Receive Data Hold After SCLK
1
6
ns
t
HFSI
1.5
6
1.5
ns
ns
ns
t
SDRI
t
HDRI
Switching Characteristics
t
DFSI
t
HOFSI
t
DFSI
t
HOFSI
t
DDTI
t
HDTI
t
SCLKIW
FS Delay After SCLK (Internally Generated FS in Transmit Mode)
2
FS Hold After SCLK (Internally Generated FS in Transmit Mode)
2
FS Delay After SCLK (Internally Generated FS in Receive Mode)
2
FS Hold After SCLK (Internally Generated FS in Receive Mode)
2
Transmit Data Delay After SCLK
2
Transmit Data Hold After SCLK
2
Transmit or Receive SCLK Width
3
ns
ns
ns
ns
ns
ns
ns
–1.0
3
–1.0
3
–1.0
0.5t
SCLK
– 2
0.5t
SCLK
+ 2
1
Referenced to the sample edge.
2
Referenced to drive edge.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21363 | SHARC Processor |
| ADSP-21363SBBC-ENG | SHARC Processor |
| ADSP-21363SBBCZENG | SHARC Processor |
| ADSP-21364 | SHARC Processor |
| ADSP-21364SBBC-ENG | SHARC Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21267 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data |
| ADSP-21267SKBCZ-X | 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data |
| ADSP-21267SKSTZ-X | 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data |
| ADSP-21362 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| adsp-21362bbc-1aa | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。