- 您現在的位置：買賣IC網 > PDF目錄374033 > ADSP-21266SKSTZ-2D (ANALOG DEVICES INC) SHARC Embedded Processor PDF資料下載
參數資料
| 型號： | ADSP-21266SKSTZ-2D |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字信號處理 |
| 英文描述： | SHARC Embedded Processor |
| 中文描述： | 16-BIT, 66.67 MHz, OTHER DSP, PQFP144 |
| 封裝： | ROHS COMPLIANT, MS-026BFB, LQFP-144 |
| 文件頁數： | 7/44頁 |
| 文件大小： | 426K |
| 代理商： | ADSP-21266SKSTZ-2D |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ADSP-21266
Rev. B
|
Page 7 of 44
|
May 2005
Serial Ports
The ADSP-21266 features six full duplex synchronous serial
ports that provide an inexpensive interface to a wide variety of
digital and mixed-signal peripheral devices such as the Analog
Devices AD183x family of audio codecs, ADCs, and DACs. The
serial ports are made up of two data lines, a clock, and frame
sync. The data lines can be programmed to either transmit or
receive and each data line has its own dedicated DMA channel.
Serial ports are enabled via 12 programmable and simultaneous
receive or transmit pins that support up to 24 transmit or 24
receive channels of audio data when all six SPORTs are enabled,
or six full duplex TDM streams of 128 channels per frame.
The serial ports operate at up to one-quarter of the DSP core
clock rate, providing each with a maximum data rate of
50M bits/sec for a 200 MHz core and 37.5M bits/sec for a
150 MHz core. Serial port data can be automatically transferred
to and from on-chip memory via a dedicated DMA. Each of the
serial ports can work in conjunction with another serial port to
provide TDM support. One SPORT provides two transmit sig-
nals while the other SPORT provides the two receive signals.
The frame sync and clock are shared.
Serial ports operate in four modes:
Standard DSP serial mode
Multichannel (TDM) mode
Figure 3. ADSP-21266 Memory Map
EXTERNAL MEMORY
SPACE
0x0020 0000
0x3FFF FFFF
ADDRESS
RESERVED
EXTERNAL DMA
ADDRESS SPACE1, 4
0x00FF FFFF
0x0100 0000
0x02FF FFFF
0x0300 0000
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
BLOCK 0 ROM (2M BIT)
0x0006 4000–0x0007 7FFF
0x0007 8000
0x0008 0000
0x0005 8000
0x000B 0000
0x0004 4000–0x0005 7FFF
0x000C 0000
0x0008 8000–0x000A FFFF
0x0000 0000–0x0003 FFFF
0x0004 0000
ADDRESS
0
x
0011 0000–0x0015 FFFF
0
x
0016 0000
0x0018 FFFF
0
x
0019 0000
–
0x001D FFFF
0x001E 0000
IOP REGISTERS
BLOCK 0 SRAM (1M BIT)
INTERNAL MEMORY
SPACE
0
x
0010 0000
1EXTERNAL MEMORY IS NOT DIRECTLY ACCESSIBLE BY THE
CORE. DMA MUST BE USED TO READ OR WRITE TO THIS
MEMORY USING THE SPI OR PARALLEL PORT.
2BLOCK 0 ROM HAS A 48-BIT ADDRESS RANGE
(0x000A 0000–0x000A AAAA).
3BLOCK 1 ROM HAS A 48-BIT ADDRESS RANGE
(0x000E 0000–0x000E AAAA).
4USE THE EXTERNAL ADDRESSES LISTED HERE WITH THE
PARALLEL PORT DMA REGISTERS. THE PARALLEL PORT
GENERATES ADDRESS WITHIN THE RANGE
0x0000 0000–0x00FF FFFF.
0x0006 0000
0
x
0018 0000
0x0010 FFFF
0x000C 7FFF
0x000C 8000–0x000E FFFF
0x0004 3FFF
0x0006 3FFF
LONG WORD
ADDRESS
SPACE
NORMAL WORD
ADDRESS
SPACE
SHORT WORD
ADDRESS
SPACE
0x0008 7FFF
BLOCK 1 SRAM (1M BIT)
BLOCK 0 SRAM (1M BIT)
BLOCK 0 SRAM (1M BIT)
BLOCK 1 SRAM (1M BIT)
BLOCK 1 SRAM (1M BIT)
RESERVED
BLOCK 1 ROM (2M BIT)
BLOCK 0 ROM (2M BIT)2
RESERVED
BLOCK 1 ROM (2M BIT)3
BLOCK 0 ROM (2M BIT)
BLOCK 1 ROM (2M BIT)
0x000F 0000
0x0007 FFFF
0x0005 FFFF
0x000B FFFF
0x000F FFFF
0x0017 FFFF
0x001F FFFF
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-21363 | SHARC Processor |
| ADSP-21363SBBC-ENG | SHARC Processor |
| ADSP-21363SBBCZENG | SHARC Processor |
| ADSP-21364 | SHARC Processor |
| ADSP-21364SBBC-ENG | SHARC Processor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-21267 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data |
| ADSP-21267SKBCZ-X | 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data |
| ADSP-21267SKSTZ-X | 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data |
| ADSP-21362 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| adsp-21362bbc-1aa | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。