- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360993 > ISD-SR3000 PDF資料下載
參數(shù)資料
| 型號(hào)： | ISD-SR3000 |
| 文件頁(yè)數(shù)： | 50/120頁(yè) |
| 文件大小： | 1293K |
| 代理商： | ISD-SR3000 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
2-9
2—SOFTWARE
ISD-SR3000
ISD
Note:
When a command has a return value, the ISD-SR3000 transmits bytes of the return value instead
of the echo value.
The ISD-SR3000 transmits a byte as an echo when it receives the value 0xAA from the host
controller. Upon detection of an error, the ISD-SR3000 activates the MWRQST signal and sets
the ERR_COMM bit in the error word.
2.6
The ISD-SR3000 memory is externally stored on a ROM or a FLASH device. These devices
are addressed through an Expansion Memory mechanism containing four registers that yields
to a 20 bit address bus, A(0:19), and 16 bit of data bus, D(0:15). For a detailed description and
references, please refer to section 1.2.7.
MEMORY INTERFACE
2.7
CODEC INTERFACE
2.7.1
The ISD-SR3000 processor supports two operational modes: the master mode and the slave
mode. In master mode, the ISD-SR3000 provides the clock and the synchronization signals. It
supports a list of single channel and dual channel CODECs, as listed in Table 1-4. In slave
mode, the control signals are provided by an external source.
SUPPORTED FUNCTIONALITY
The CODEC interface is designed to exchange data in short frame format as well as in long
frame format. The channel width may be either 8 bits (u-Law format or A-Law format), or 16 bits
(linear format). In slave mode the clock may be divided by two, if required (two bit rate clock
mode). The ISD-SR3000 processor supports up to 2 voice channels.
See “THE CODEC INTERFACE” on
page 1-7
for a detailed description of the supported CO-
DEC devices and the hardware connectivity.
Use the CFG command to define the CODEC mode (master or slave), the data frame format
(short or long), the channel width (8 bits or 16 bits), the clock bit rate (single or dual) and the
number and type of CODEC (one or two, single channel or dual channel).
See “SR3000 pro-
cessor commands--quick reference table” on page 2-16
.
2.8
Speech output is the technology that is used to create messages or prompts out of predefined
words and phrases stored in a vocabulary.
SPEECH OUTPUT (AUDIO PROMPTS)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISD1100SERIES | ISD1110/ISD1112 Part2 |
| ISD1200SERIES | ISD1210/ISD1212 Part3 |
| ISD1400_1 | |
| ISD1400_2 | |
| ISD1400_3 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISD-T266SA/J | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SA/Q | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SC/J | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SC/Q | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SP/J | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Solid-State Recorder |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。