- 您現在的位置：買賣IC網 > PDF目錄365967 > TSB12LV01B-EP FPGA (Field-Programmable Gate Array) PDF資料下載
參數資料
| 型號： | TSB12LV01B-EP |
| 英文描述： | FPGA (Field-Programmable Gate Array) |
| 中文描述： | 軍事增強塑料的高性能1394 3.3鏈路層電信。嵌入式 |
| 文件頁數： | 23/106頁 |
| 文件大小： | 605K |
| 代理商： | TSB12LV01B-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
2
–
7
BIT
NUMBER
DESCRIPTION
DIR
FUNCTION
BIT NAME
9
ENA_
INSERT_IDLE
Insert Idle
Enable
R/W
Per P1394a, the link is required to insert an idle state on the
control lines after the Phy grants the link control of the
Phy/link interface. If using a P1394a Phy, this bit should be
set to 1 in order for the link to drive an idle state following the
grant state from the Phy. For 1394-1995 Phys this bit must
remain low.
10
RSTTX
Transmitter
Reset
R/W
When RSTTX is set, the entire transmitter resets
synchronously. This bit clears itself.
11
RSTRX
Receiver
Reset
R/W
When RSTRX is set, the entire receiver resets
synchronously. This bit clears itself.
12
CTNDRSTAT
Contenter
status
R/W
Contender status. On power up, this bit reflects the status of
the CONTNDR pin. When bit 13, CTNDRISIN, is 0 this bit
will be driven out to the CONTNDR pin. If CTNDRISIN is 1
this bit is not used. (Only use on 1394
–
1995 Phys, or
P1394a Phys when using hardware reset, otherwise, use
the 1394a Phy registers to set the nodes contender status).
13
CTNDRISIN
Contender
Driver Enable
R/W
Driver enable for the CONTNDR pin. On power up this bit is
set to 1 which disables the driver and allows reading of the
state of the CONTNDR pin. Writing a 0 to this bit will enable
the driver and will drive bit 12, CTNDRSTAT, to the
CONTNDR pin.
14
RESERVED
Reserved
15
BUSNRST
Bus number
reset enable
R/W
When this enable is set to high, the bus number field clears
to 3FFh when a local bus reset is received.
16
–
17
BDIV0, BDIV1
BCLK divisor
encode bits
R/W
BCLK divisors encode bits. Used to divide down the BCLK
to generate the link power status (LPS) clock to the Phy.
BDIV0
0
BDIV1
0
DESCRIPTION
Divide by 16. Default power on value.
Recommended for BCLK frequencies in
the range of 8
–
88 MHz.
0
1
Divide by 2. Recommended for BCLK
frequencies in the range of 1
–
11 MHz.
1
0
Divide by 4. Recommended for BCLK
frequencies in the range of 2
–
22 MHz.
1
1
Divide by 32. Recommended for BCLK
frequencies in the range of 16
–
176
MHz
18
DMACKCOMP
Data Mover
Acknowledge
Complete
R/W
Data mover acknowledge complete. This bit controls the
acknowledge response to an asynchronous packet
received and routed to the DM port. The default and power
on value is 0 which means to respond with ack pending. A 1
means to respond with an ack complete for write request
packets.
19
FIFOACKCOMP
FIFO
Acknowledge
Complete
R/W
FIFO acknowledge complete. This bit controls the
acknowledge response to an asynchronous packet
received and routed to the GRF. The default and power on
value is 0 which means to respond with ack pending. A 1
means to respond with ack complete.
相關PDF資料 |
PDF描述 |
|---|---|
| TSB12LV01BPZ | FPGA (Field-Programmable Gate Array) |
| TSB12LV26-EP | 672-pin FineLine BGA |
| TSB12LV22PZP | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB12LV26PZ | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB14AA1 | FPGA (Field-Programmable Gate Array) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB12LV01BIPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BIPZTEP | 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
| TSB12LV01BPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZTG4 | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。