- 您現在的位置：買賣IC網 > PDF目錄365967 > TSB12LV01B-EP FPGA (Field-Programmable Gate Array) PDF資料下載
參數資料
| 型號： | TSB12LV01B-EP |
| 英文描述： | FPGA (Field-Programmable Gate Array) |
| 中文描述： | 軍事增強塑料的高性能1394 3.3鏈路層電信。嵌入式 |
| 文件頁數： | 25/106頁 |
| 文件大小： | 605K |
| 代理商： | TSB12LV01B-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
2
–
9
2.2.4
Interrupt/Interrupt Mask Register at 0Ch and 10h
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
A
29 30 31
28
P
S
S
R
P
S
C
C
C
C
C
I
A
S
H
I
A
P
C
D
R
A
T
M
D
F
L
The interrupt and interrupt mask register work in tandem to inform the host bus interface when the state of
the TSB12LV32 changes. The interrupt register is at 0Ch, the interrupt mask register is at 10h. The interrupt
register powers up all 0s, however, the interrupt mask register powers up with the INT and the MCERROR
bit set, i.e. 8000_1000h. The mask bits allows individual control for each interrupt. A 1 in the mask bit field
allows the corresponding interrupt in the interrupt register to be generated. Once an interrupt is generated
it must be cleared by writing a 1 to the bit in the interrupt register. For testing, each interrupt bit can be set
manually. This is done by first setting the REGRW bit at20h and then setting the individual interrupt bit. This
is also true for bit 0 at0Ch. In this test mode, the interrupt mask register is not used and has no effect.
BIT
NUMBER
BIT NAME
FUNCTION
DIR
DESCRIPTION
0
INT
Interrupt
R/W
INT contains the value of all interrupt and interrupt mask bits
ORed together
1
PHINT
Phy chip
interrupt
R/W
When PHINT is set, the Phy has signalled an interrupt
through the Phy interface
2
PHRRX
Phy register
information
received
R/W
When PHRRX is set, a register value has been transferred to
the Phy access register (offset 24h) from the Phy interface
3
PHRST
Phy reset
started
R/W
When PHRST is set, a Phy-LLC reconfiguration has started
(1394 bus reset)
4
SELFIDEND
Self-ID
validated
R/W
Self-ID end. This bit is set at the end of the self-ID reporting
process. When this bit is set, the contentF of the bus reset
CFR at34h is valid.
5
ATSTARTED
Asynchronous
transfer started
R/W
Asynchronous transfer started. Activated when the bus has
been granted and the first quadlet from the FIFO is about to
be popped from the ATF.
6
RXGRFPKT
GRF packet
received
R/W
Receive packet to GRF. This bit is set whenever a complete
packet has been confirmed into the GRF (asynchronous or
isochronous).
7
CMDRST
CSR register
reset request
R/W
If CMDRST is set, the receiver has been sent a quadlet write
request to the Reset_Start CSR register(target address is
FFFF_F000_000Ch)
8
DMERROR
Data Mover
error
R/W
DM error. This bit will be set whenever there is an error in the
DM stream. For transmit, if the DM port is configured for byte
access and the speed code in the DM control register or the
asynchronous header register is set for 400 Mbps then this
bit will be set. Under this condition DMEN will be reset to 0
preventing further transmit. For receive this bit will be set if
there is a header or data CRC error or if the DM port is config-
ured for byte access and the data is received at 400 Mbps.
9
RXDMPKT
Data Mover
packet receive
R/W
Receive packet to DM. This bit is set whenever a packet is
received to the DM port.
10
SELFIDER
Self-ID packet
error
R/W
Set if an error in the self-ID quadlet/packet has been de-
tected.
相關PDF資料 |
PDF描述 |
|---|---|
| TSB12LV01BPZ | FPGA (Field-Programmable Gate Array) |
| TSB12LV26-EP | 672-pin FineLine BGA |
| TSB12LV22PZP | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB12LV26PZ | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB14AA1 | FPGA (Field-Programmable Gate Array) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB12LV01BIPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BIPZTEP | 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
| TSB12LV01BPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZTG4 | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。