欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TSB12LV01B-EP
英文描述: FPGA (Field-Programmable Gate Array)
中文描述: 軍事增強塑料的高性能1394 3.3鏈路層電信。嵌入式
文件頁數: 69/106頁
文件大?。?/td> 605K
代理商: TSB12LV01B-EP
5
13
5.2.3
In this mode, when the link receives an isochronous packet that is addressed to it, the following sequence
of operations are performed:
Isochronous Packet Receive Without Header and Trailer
Step 1:
The packet router control logic will route the packet to the data mover. If the sync bit field
in the header quadlet matches a bit pattern in the ISYNCRCVN field of the isochronous port
register at 18h, DMPRE will be asserted high for one DMCLK cycle.
After the header is sent through, DMDONE will be asserted high for one DMCLK cycle.
DMRW is then asserted high as the data payload comes through.
After all data has been received on the DMD[0:15] lines, DMRW will be asserted low and
the trailer quadlet will then come out on the DMD[0:15] lines.
PKTFLAG is never asserted high in this mode. Figure 5
17 shows the timing diagram for this mode at
400 Mbps. Figure 5
17 shows the case where DMPRE is asserted high for one DMCLK cycle to indicate
that the sync bits of the received isochronous header matches the contents of the ISYNCRCVN field.
Step 2:
Step 3:
Trailer quadlet
Header quadlet
DMCLK
DMRW
DMD[0:15]
PKTFLAG
DMDONE
DMPRE
Figure 5
17. Isochronous Receive Without Header and Trailer
Isochronous Packet Receive With Header and Trailer
In this mode, when the link receives an isochronous packet that is addressed to it, the following sequence
of operations are performed:
5.2.4
Step 1:
The packet router control logic will route the packet to the data mover. If the sync bit field
in the header quadlet matches a bit pattern in the ISYNCRCVN field of the isochronous port
register at 18h, DMPRE will be asserted high for one DMCLK cycle. At the same time
DMDONE will be asserted high for one DMCLK cycle.
This is followed by DMRW asserted high as the packet comes through. PKTFLAG is only
asserted high when the header quadlet is being received.
After all the data payload has been received on the DMD[0:15] lines, PKTFLAG will be
asserted high again as the trailer quadlet is being received. Once the entire packet is
received, the DMRW line will be asserted low.
Figure 5
18 shows the timing diagram for this mode at 400 Mbps. Also, Figure 5
18 shows the case where
DMPRE is asserted high for one DMCLK cycle to indicate that the sync bits of the received isochronous
header matches the contents of the ISYNCRCVN field.
Step 2:
Step 3:
DMCLK
DMRW
DMD[0:15]
PKTFLAG
DMDONE
DMPRE
Trailer quadlet
Header quadlet
Figure 5
18. Isochronous Receive With Header and Trailer
相關PDF資料
PDF描述
TSB12LV01BPZ FPGA (Field-Programmable Gate Array)
TSB12LV26-EP 672-pin FineLine BGA
TSB12LV22PZP OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB14AA1 FPGA (Field-Programmable Gate Array)
相關代理商/技術參數
參數描述
TSB12LV01BIPZT 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BIPZTEP 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BPZ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
TSB12LV01BPZT 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BPZTG4 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
主站蜘蛛池模板: 建宁县| 长岭县| 湖南省| 西贡区| 绥宁县| 堆龙德庆县| 略阳县| 十堰市| 永和县| 会宁县| 商南县| 浏阳市| 应用必备| 长垣县| 军事| 大关县| 平山县| 广安市| 融水| 团风县| 新竹县| 宿松县| 沅陵县| 湘阴县| 汉沽区| 丰城市| 广水市| 北海市| 射洪县| 吉木萨尔县| 恩施市| 马鞍山市| 建瓯市| 天长市| 巴彦县| 五台县| 特克斯县| 彝良县| 靖宇县| 香港| 凌源市|