- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385311 > GS1559-CBE2 (Gennum Corporation) GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | GS1559-CBE2 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver |
| 中文描述： | GS1559的HD - LINX進(jìn)程，商標(biāo)第二多速率解串器與環(huán)通電纜驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 29/74頁(yè) |
| 文件大小： | 686K |
| 代理商： | GS1559-CBE2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)
GS1559 Data Sheet
30572 - 4
July 2005
29 of 74
4.4.1 Output Swing
Nominally, the voltage swing of the serial digital loop-through output is 800mV
p-p
single-ended into a 75
Ω
load. This is set externally by connecting the RSET pin to
CD_VDD through 281
Ω
.
The loop-through output swing may be decreased by increasing the value of the
RSET resistor. The relationship is approximated by the curve shown in
Figure 4-1
.
Alternatively, the serial digital output can drive 800mVp-p into a 50
Ω
load. Since
the output swing is reduced by a factor of approximately one third when the smaller
load is used, the RSET resistor must be 187
Ω
to obtain 800mVp-p.
Figure 4-1: Serial Digital Loop-Through Output Swing
4.4.2 Reclocker Bypass Control
The serial digital loop-through output may be either a buffered version of the serial
digital input signal, or a reclocked version of that signal.
When operating in slave mode, the application layer may choose the reclocked
output by setting RC_BYP to logic HIGH. If RC_BYP is set LOW, the data stream
will bypass the internal reclocker and the serial digital output will be a buffered
version of the input.
When operating in master mode, the device will assert the RC_BYP pin HIGH only
when it has successfully locked to a SMPTE or DVB-ASI input data stream, (see
Lock Detect on page 31
). In this case, the serial digital loop-through output will be
a reclocked version of the input.
300
400
500
600
700
800
900
1000
250
300
350
400
450
500
550
600
650
700
750
RSET(
Ω
)
Δ
V
S
(
p
)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS2905 | 500mA CMOS LDO Voltage Regulator |
| GS2905X15 | 500mA CMOS LDO Voltage Regulator |
| GS2905X18 | 500mA CMOS LDO Voltage Regulator |
| GS2905X25 | 500mA CMOS LDO Voltage Regulator |
| GS2905X33 | 500mA CMOS LDO Voltage Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS1560 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Voltage Controlled Oscillator |
| GS1560A | 制造商:Gennum Corporation 功能描述: |
| GS1560A_07 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Dual-Rate Deserializer |
| GS1560A_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。