- 您現在的位置：買賣IC網 > PDF目錄385311 > GS1559-CBE2 (Gennum Corporation) GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver PDF資料下載
參數資料
| 型號： | GS1559-CBE2 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver |
| 中文描述： | GS1559的HD - LINX進程，商標第二多速率解串器與環通電纜驅動器 |
| 文件頁數： | 56/74頁 |
| 文件大小： | 686K |
| 代理商： | GS1559-CBE2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
GS1559 Data Sheet
30572 - 4
July 2005
56 of 74
4.10.5.5 Line Based CRC Error Detection
The GS1559 will calculate line based CRC words for HD video signals for both the
Y and C data channels. These calculated CRC values are compared with the
received CRC values and any mismatch is flagged in the YCRC_ERR and/or
CCRC_ERR bits of the ERROR_STATUS register.
Line based CRC error flags will only be generated when the device is operating in
HD mode, (SD/HD = LOW).
If a CRC error is detected in the Y channel, the YCRC_ERR bit in the error status
register will be set HIGH. If a CRC error is detected in the C channel, the
CCRC_ERR bit in the error status register is set HIGH. Y and C CRC errors will
also be generated if CRC values are not received.
4.10.5.6 HD Line Number Error Detection
When operating in HD mode, the GS1559 will calculate line numbers based on the
timing generated by the internal flywheel. These calculated line numbers are
compared with the received line numbers for the Y channel data and any mismatch
is flagged in the LNUM_ERR bit of the ERROR_STATUS.
Line number errors will also be generated if line number values are not received.
4.10.5.7 TRS Error Detection
TRS errors flags are generated by the GS1559 when:
1. The received TRS timing does not correspond to the internal flywheel timing;
or
2. The received TRS hamming codes are incorrect.
Both 8-bit and 10-bit SAV and EAV TRS words are checked for timing and data
integrity errors. These are flagged via the SAV_ERR and/or EAV_ERR bits of the
ERROR_STATUS register.
Timing-based TRS errors will only be generated if the FW_EN/DIS pin is set HIGH.
NOTE: In HD mode, (SD/HD = LOW), only the Y channel TRS codes will be
checked for errors.
相關PDF資料 |
PDF描述 |
|---|---|
| GS2905 | 500mA CMOS LDO Voltage Regulator |
| GS2905X15 | 500mA CMOS LDO Voltage Regulator |
| GS2905X18 | 500mA CMOS LDO Voltage Regulator |
| GS2905X25 | 500mA CMOS LDO Voltage Regulator |
| GS2905X33 | 500mA CMOS LDO Voltage Regulator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS1560 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Voltage Controlled Oscillator |
| GS1560A | 制造商:Gennum Corporation 功能描述: |
| GS1560A_07 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Dual-Rate Deserializer |
| GS1560A_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer |
發布緊急采購，3分鐘左右您將得到回復。