- 您現在的位置：買賣IC網 > PDF目錄385311 > GS1559-CBE2 (Gennum Corporation) GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver PDF資料下載
參數資料
| 型號： | GS1559-CBE2 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver |
| 中文描述： | GS1559的HD - LINX進程，商標第二多速率解串器與環通電纜驅動器 |
| 文件頁數： | 61/74頁 |
| 文件大小： | 686K |
| 代理商： | GS1559-CBE2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
GS1559 Data Sheet
30572 - 4
July 2005
61 of 74
4.11 Parallel Data Outputs
Data outputs leave the device on the rising edge of PCLK as shown in
Figure 4-7
and
Figure 4-8
.
The data may be scrambled or unscrambled, framed or unframed, and may be
presented in 10-bit or 20-bit format. The output data bus width is controlled
independently from the internal data bus width by the 20bit/10bit input pin.
Likewise, the output data format is defined by the setting of the external SD/HD,
SMPTE_BYPASS and DVB_ASI pins. Recall that in slave mode, these pins are set
by the application layer as inputs to the device. In master mode, however, the
GS1559 sets these pins as output status signals.
4.11.1 Parallel Data Bus Buffers
The parallel data outputs of the GS1559 are driven by high-impedance buffers
which support both LVTTL and LVCMOS levels. These buffers use a separate
power supply of +3.3V DC supplied via the IO_VDD and IO_GND pins.
All output buffers, including the PCLK output, may be driven to a high-impedance
state if the RESET_TRST signal is asserted LOW.
Note that the timing characteristics of the parallel data output buffers are optimized
for 10-bit HD operation. As shown in
Figure 4-7
, the output data hold time for HD
is 1.5ns.
Due to this optimization, however, the output data hold time for SD data is so small
that the rising edge of the PCLK is nearly incident with the data transition. To
improve output hold time at SD rates, the PCLK output is inverted is SD mode,
(SD/HD = HIGH). This is shown in
Figure 4-8
.
Figure 4-7: HD PCLK to Data Timing
PCLK
DOUT[19:0]
DATA
Control signal
output
t
OH
t
OD
HD MODE
相關PDF資料 |
PDF描述 |
|---|---|
| GS2905 | 500mA CMOS LDO Voltage Regulator |
| GS2905X15 | 500mA CMOS LDO Voltage Regulator |
| GS2905X18 | 500mA CMOS LDO Voltage Regulator |
| GS2905X25 | 500mA CMOS LDO Voltage Regulator |
| GS2905X33 | 500mA CMOS LDO Voltage Regulator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS1560 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Voltage Controlled Oscillator |
| GS1560A | 制造商:Gennum Corporation 功能描述: |
| GS1560A_07 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Dual-Rate Deserializer |
| GS1560A_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer |
發布緊急采購，3分鐘左右您將得到回復。