欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號： TSB12LV22PZP
廠商： Texas Instruments, Inc.
英文描述： OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
中文描述： OHCI的山貓基于PCI的1394主控制器
文件頁數： 13/106頁
文件大?。?/td> 605K
代理商： TSB12LV22PZP
1
–
5
1.5
The terminal functions are described in Table 1
–
1.
Terminal Functions
Table 1
–
1. Terminal Functions
TERMINAL
NAME
I/O
DESCRIPTION
NO.
Microcontroller/Microprocessor Interface
BCLK
6
I
Microinterface clock. Maximum frequency is 60 MHz. In the ColdFire mode,
BCLK is the same as CLK, which is the clock-input signal to the ColdFire.
COLDFIRE
12
I
ColdFire mode. To operate in this mode, COLDFIRE must be asserted high.
LENDIAN
75
I
Little-endian mode for the microinterface. When this terminal is pulled up, the
data on MD0
–
MD15 will be byte-swapped to little endian byte format before it is
written to the CFR or FIFO and after it is read from the CFR or FIFO.
MA0
–
MA6
24
–
21
19
–
17
I
Microcontroller address bus. MA0 is the most significant bit (MSB) of these 7 bits.
M8BIT/SIZ0
13
I
Configuration bit for microinterface. If the microinterface is 8 bits wide, this
terminal must be pulled up to the supply voltage. In ColdFire mode, this terminal
represents burst SIZ0.
MCMODE/SIZ1
14
I
Mode bit for microinterface. If the microinterface wants to communicate in a
handshake manner this terminal must be pulled up to the supply voltage. When
the ColdFire mode terminal (12) is high, this terminal represents burst SIZ1.
MCA
4
O
Microinterface cycle acknowledge. When asserted low, MCA signals an
acknowledge of the microcontroller cycle from the TSB12LV32.
MCS
7
I
Microinterface cycle start. When asserted low, MCS signals the beginning of a
microcontroller operation to the TSB12LV32.
MDINV
11
I
Microinterface data invariant mode. This terminal is meaningful only when
LENDIAN (75) is high. When asserted high, the microinterface operates in the
data invariant mode. When low, the microinterface operates in address invariant
mode.
MD0
–
MD15
99
–
96
94
–
91
89
–
86
84
–
81
I/O
Microinterface bidirectional data bus. MD0 is the most significant bit. However,
byte significance is dependent on the state of the LENDIAN and MDINV
terminals.
MWR
8
I
Microcontroller read/write indicator. When asserted high, MWR indicates a read
access from the TSB12LV32. When asserted low, MWR indicates a write access
to the TSB12LV32.
TEA
3
O
Transfer error acknowledge. This active-low signal is asserted low for one BCLK
cycle whenever there is an illegal transfer request by the microcontroller (i.e.,
requested data transfer size is unsupported or MCS is asserted low for more than
one BCLK cycle in ColdFire mode).
相關PDF資料
PDF描述
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
TSB14AA1T FPGA (Field-Programmable Gate Array)
TSB14C01MHV IC APEX 20KE FPGA 160K 484-FBGA
相關代理商/技術參數
參數描述
TSB12LV23 制造商:TI 制造商全稱:Texas Instruments 功能描述:TSB12LV23 OHCI-Lynx PCI-Based IEEE 1394 Host Controller
TSB12LV23PZ 制造商:TI 制造商全稱:Texas Instruments 功能描述:TSB12LV23 OHCI-Lynx PCI-Based IEEE 1394 Host Controller
TSB12LV26 制造商:TI 制造商全稱:Texas Instruments 功能描述:OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26-EP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic OHCI-Lynx PCI-Based IEEE 1394 Host Controller
TSB12LV26IPZT 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
發布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

發布成功！您可以繼續發布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*
主站蜘蛛池模板： 巴青县| 邯郸县| 古浪县| 绵竹市| 凉城县| 乌兰浩特市| 耒阳市| 峡江县| 靖安县| 香格里拉县| 伊春市| 博罗县| 公主岭市| 班戈县| 高邮市| 阳山县| 交城县| 叙永县| 林甸县| 绵阳市| 华亭县| 临汾市| 涡阳县| 临澧县| 红原县| 定安县| 澜沧| 太原市| 泰州市| 阿拉善盟| 洪湖市| 将乐县| 龙泉市| 临汾市| 沙田区| 小金县| 云霄县| 仁布县| 苍溪县| 婺源县| 盐源县|