欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： TSB12LV22PZP
廠商： Texas Instruments, Inc.
英文描述： OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
中文描述： OHCI的山貓基于PCI的1394主控制器
文件頁(yè)數(shù)： 96/106頁(yè)
文件大小： 605K
代理商： TSB12LV22PZP
8
–
3
8.2
To request access to the bus, to read or write a Phy register, or to control arbitration acceleration, the
TSB12LV32 sends a serial bit stream on the LREQ terminal as shown in Figure 8
–
2.
TSB12LV32 Service Request
… …
LR0
LR1
LR2
LR(n
–
2)
LR3
LR(n
–
1)
NOTE: Each cell represents one clock sample time, and n is the number of bits in the request stream.
Figure 8
–
2. LREQ Request Stream
The length of the stream will vary depending on the type of request as shown in Table 8
–
3.
Table 8
–
3. Request Stream Bit Length
REQUEST TYPE
NUMBER OF BITS
Bus Request
7 or 8
Read Register Request
9
Write Register Request
17
Acceleration Control Request
6
Regardless of the type of request, a start-bit of 1 is required at the beginning of the stream, and a stop-bit
of 0 is required at the end of the stream. The second through fourth bits of the request stream indicate the
type of the request. In the descriptions below, bit 0 is the most significant and is transmitted first in the request
bit stream. The LREQ terminal is normally low.
Encoding for the request type is shown in Table 8
–
4.
Table 8
–
4. Request Type Encoding
LR1
–
LR3
NAME
DESCRIPTION
000
ImmReq
Immediate bus request. Upon detection of idle, the Phy takes control of the bus immediately
without arbitration.
001
IsoReq
Isochronous bus request. Upon detection of idle, the Phy arbitrates for the bus without waiting
for a subaction gap.
010
PriReq
Priority bus request. The Phy arbitrates for the bus after a subaction gap, ignores the fair
protocol.
011
FairReq
Fair bus request. The Phy arbitrates for the bus after a subaction gap, follows the fair protocol.
100
RdReg
The Phy returns the specified register contents through a status transfer.
101
WrReg
Write to the specified register.
110
AccelCtl
Enable or disable asynchronous arbitration acceleration.
111
Reserved
Reserved.
For a bus request the length of the LREQ bit stream is 7 or 8 bits as shown in Table 8
–
5.
Table 8
–
5. Bus Request
BIT(S)
NAME
DESCRIPTION
0
Start Bit
Indicates the beginning of the transfer (always 1).
1
–
3
Request Type
Indicates the type of bus request (see Table 8
–
4).
4
–
6
Request Speed
Indicates the speed at which the Phy will send the data for this request (see Table 8
–
6)
for the encoding of this field.
7
Stop Bit
Indicates the end of the transfer (always 0). If bit 6 is 0, this bit may be omitted.
The 3-bit request speed field used in bus requests is shown in Table 8
–
6.
相關(guān)PDF資料
PDF描述
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
TSB14AA1T FPGA (Field-Programmable Gate Array)
TSB14C01MHV IC APEX 20KE FPGA 160K 484-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12LV23 制造商:TI 制造商全稱:Texas Instruments 功能描述:TSB12LV23 OHCI-Lynx PCI-Based IEEE 1394 Host Controller
TSB12LV23PZ 制造商:TI 制造商全稱:Texas Instruments 功能描述:TSB12LV23 OHCI-Lynx PCI-Based IEEE 1394 Host Controller
TSB12LV26 制造商:TI 制造商全稱:Texas Instruments 功能描述:OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26-EP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic OHCI-Lynx PCI-Based IEEE 1394 Host Controller
TSB12LV26IPZT 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 凌云县| 五原县| 西乡县| 孟津县| 福贡县| 松阳县| 金坛市| 濉溪县| 巴林右旗| 新沂市| 赤城县| 井陉县| 丰原市| 嵩明县| 闸北区| 蓝田县| 桦川县| 湾仔区| 南陵县| 正蓝旗| 咸宁市| 中卫市| 漯河市| 德江县| 大城县| 南京市| 仙游县| 新沂市| 诸暨市| 遂昌县| 广昌县| 靖安县| 菏泽市| 马鞍山市| 宝丰县| 稷山县| 微博| 潞西市| 马龙县| 东安县| 抚远县|