- 您現在的位置：買賣IC網 > PDF目錄379644 > ADC82124 (Electronic Theatre Controls, Inc.) 24 Ports 10/100 Fast Ethernet Switch Controller PDF資料下載
參數資料
| 型號： | ADC82124 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 24 Ports 10/100 Fast Ethernet Switch Controller |
| 中文描述： | 24端口10/100快速以太網開關控制器 |
| 文件頁數： | 26/48頁 |
| 文件大?。?/td> | 411K |
| 代理商： | ADC82124 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
26
A
I
D
Table-7.31: CLKADJ Register
Bit
0
0 - ARLCLK not inverted
1 - ARLCLK inverted
3:1
ARLCLK delay levels:
000 - level 0 delay
001 - level 1 delay
010 - level 2 delay
011 - level 3 delay
100 - level 4 delay
101 - level 5 delay
110 - level 6 delay
111 - level 7 delay
Description
Default
0
000
Table-7.30: ERRMSK register
Bit
Description
0
1
2
3
4
5
6
7
Setting
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
All "1", unless
otherwise
advised, to
ensure proper
operation.
ERRMSK register (register 30)
The ERRMSK register defines certain errors as sys-
tem errors It is reserved for factory use only. Table-
7.30 lists all the error masks specified by this register.
CLKADJ register (register 31)
The CLKADJ register defines the delay time of the
ARLCLK relative to the transition edge of the data sig-
nals. The ARLCLK provides reference timing for sup-
porting chips, such as the ACD80800 and the
ACD80900, which need to snoop the data bus for cer-
tain activities. Table-7.31 describes all the bits of this
register.
PHYREG registers (register 32-63)
The PHYREG refers to the registers residing on the
PHY devices. There are 24 sets of these registers.
Each port has its own corresponding set of register
32-63. The ACD82124 merely provides an access path
for the control CPU to access the registers on the
PHYs. For detailed information about these registers,
please refer to the PHY data sheet.
Since the native registers ID “0” through “31” on the
PHYs have been used by the internal registers of the
ACD82124, they need to be re-mapped into “32”
through “63” by adding “32” to each original register
ID. An index is used by the ACD82124 to specify the
PHY ID. For example, register-32 with index-4 would
refer to the control register (register-0) in the PHY-4.
相關PDF資料 |
PDF描述 |
|---|---|
| ADEX-10L | Frequency Mixer Level 4 (LO Power +4 dBm) 10 to 1000 MHz |
| ADL-65055SA2 | Perfect Solution For Auto Power Controlled Laser Diode |
| ADM200 | Related Products: Motor Operated Auto Drain |
| ADM200-031- | Related Products: Motor Operated Auto Drain |
| ADM200-031-4 | Related Products: Motor Operated Auto Drain |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADC-825MC | 制造商:Murata Power Solutions 功能描述:Analog to Digital Converter |
| ADC-825MM | 制造商:Murata Power Solutions 功能描述:Analog to Digital Converter |
| ADC-826MC | 制造商:Murata Power Solutions 功能描述:Analog to Digital Converter |
| ADC-826MM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| ADC-827AMC | 制造商:Murata Power Solutions 功能描述:Analog to Digital Converter |
發布緊急采購，3分鐘左右您將得到回復。