- 您現在的位置：買賣IC網 > PDF目錄379644 > ADC82124 (Electronic Theatre Controls, Inc.) 24 Ports 10/100 Fast Ethernet Switch Controller PDF資料下載
參數資料
| 型號： | ADC82124 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 24 Ports 10/100 Fast Ethernet Switch Controller |
| 中文描述： | 24端口10/100快速以太網開關控制器 |
| 文件頁數： | 45/48頁 |
| 文件大小： | 411K |
| 代理商： | ADC82124 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁
45
A
I
D
The CfgReg s used to configure the way the ACD80800
works. The bit definition of CfgReg is described as:
bit 0 - disable address aging
bit 1 - disable address lookup
bit 2 - disable DA cache
bit 3 - disable SA cache
bit 7:4 - hashing algorithm selection, de-
fault is 0000
The IntSrcRegis used to indicate what can cause in-
terrupt request to CPU. The source of interrupt is listed
as:
bit 0 - aged address exists
bit 1 - new address exists
bit 2 - reserved
bit 3 - reserved
bit 4 - bucket overflowed
bit 5 - command is done
bit 6 - system initialization is completed
bit 7 - self test failure
The IntMskRegis used to enable an interrupt source
to generate an interrupt request. The bit definition is
the same as IntSrcReg. A 1 in a bit enables the corre-
sponding interrupt source to generate an interrupt re-
quest once it is set.
The nLearnReg[2:0]are used to disable address learn-
ing activity from a particular port. If the bit correspond-
ing to a port is set, ACD80800 will not try to learn new
addresses from that port.
The AgeTimeReg[1:0]are used to specify the period
of address aging control. The aging period can be
from 0 to 65535 units, with each unit counted as 2.684
second.
The PosCfgReg is a configuration register whose de-
fault value is determined by the pull-up or pull-down
status of the associated hardware pin. The bits of
PosCfgReg0 is listed as follows:
bit 3 – BISTEN: “0” = self test disabled,
“1” = self test enabled;
bit 2 - TESTEN, “0” = normal operation,
“1” = production test enabled;
bit 1* - NOCPU
*
, “0” = presence of con-
trol CPU, “1” = no control CPU;
bit 0 - CPUGO, “0” = wait for System
Start command from CPU before start-
ing self initialization, “1” = CPU ready.
Only effective when bit-1 (NOCPU) is set
to 0;
Note: When NOCPU is set as 0, ACD80800 will not
start the initialization process until a System Start com-
mand is sent to the command register.
相關PDF資料 |
PDF描述 |
|---|---|
| ADEX-10L | Frequency Mixer Level 4 (LO Power +4 dBm) 10 to 1000 MHz |
| ADL-65055SA2 | Perfect Solution For Auto Power Controlled Laser Diode |
| ADM200 | Related Products: Motor Operated Auto Drain |
| ADM200-031- | Related Products: Motor Operated Auto Drain |
| ADM200-031-4 | Related Products: Motor Operated Auto Drain |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADC-825MC | 制造商:Murata Power Solutions 功能描述:Analog to Digital Converter |
| ADC-825MM | 制造商:Murata Power Solutions 功能描述:Analog to Digital Converter |
| ADC-826MC | 制造商:Murata Power Solutions 功能描述:Analog to Digital Converter |
| ADC-826MM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| ADC-827AMC | 制造商:Murata Power Solutions 功能描述:Analog to Digital Converter |
發布緊急采購，3分鐘左右您將得到回復。