欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-21161NCCA-100
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: DSP Microcomputer
中文描述: 48-BIT, 27.5 MHz, OTHER DSP, PBGA225
封裝: 17 X 17 MM, MO-192AAF-2, BGA-225
文件頁數: 23/60頁
文件大小: 1019K
代理商: ADSP-21161NCCA-100
–23–
REV. A
ADSP-21161N
Power-Up Sequencing – Silicon Revision 1.2
The timing requirements for DSP startup for silicon with revision
1.2 are given in
Table 9
.
RSTOUT
does not currently exist for ADSP-21161N revisions
0.3, 1.0, and 1.1. This new signal will be placed on one of the
current no-connect pins: ball B15.
During the power-up sequence of the DSP, differences in the
ramp-up rates and activation time between the two supplies can
cause current to flow in the I/O ESD protection circuitry. To
prevent damage to the ESD diode protection circuitry, Analog
Devices recommends including a bootstrap Schottky diode.
The bootstrap Schottky diode is connected between the 1.8 V
and 3.3 V power supplies as shown in
Figure 13
. It protects the
ADSP-21161N from partially powering the 3.3 V supply.
Including a Schottky diode will shorten the delay between
the supply ramps and thus prevent damage to the ESD diode
Table 9. Power-Up Sequencing for Revision 1.2 (DSP Startup)
Parameter
Timing Requirements
t
RSTVDD
t
IVDDEVDD
t
CLKVDD
t
CLKRST
t
PLLRST
t
WRST
Min
Max
Unit
RESET
Low Before V
DDINT
/V
DDEXT
on
V
DDINT
on Before V
DDEXT
CLKIN Valid After V
DDINT
/V
DDEXT
Valid
1
CLKIN Valid Before
RESET
Deasserted
2
PLL Control Setup Before
RESET
Deasserted
3
Subsequent
RESET
Low Pulsewidth
4
0
–50
0
10
20
4t
CK
ns
ms
ms
μs
μs
ns
+200
200
Switching Requirements
t
CORERST
DSP core reset deasserted after
RESET
deasserted
4080t
CK
3, 5
1
Valid V
DDINT
/V
DDEXT
assumes that the supplies are fully ramped to their 1.8 and 3.3 volt rails. Voltage ramp rates can vary from microseconds to hundreds
of milliseconds depending on the design of the power supply subsystem.
2
Assumes a stable CLKIN signal, after meeting worst-case start-up timing of crystal oscillators. Refer to the crystal oscillator manufacturer's data sheet for
start-up time. Assume a 25 ms maximum oscillator start-up time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.
3
Based on CLKIN cycles
4
Applies after the power-up sequence is complete. Subsequent resets require a minimum of 4 CLKIN cycles for
RESET
to be held low in order to properly
initialize and propagate default states at all I/O pins.
5
The 4080 cycle count depends on t
SRST
specification in
Table 11
. If setup time is not met, one additional CLKIN cycle may be added to the core reset
time, resulting in 4081 cycles maximum.
Figure 12. Power-Up Sequencing for Revision 1.2 (DSP Startup)
RESET
RSTOUT
CLKDBL
CLK_CFG1-0
CLKIN
t
RSTVDD
VDDEXT
VDDINT
t
PLLRST
t
CLKRST
t
CLKVDD
t
IVDDEVDD
t
CORERST
相關PDF資料
PDF描述
ADSP-21161NKCA-100 DSP Microcomputer
ADSP-21262SBBC-150 Embedded Processor
ADSP-21262SBBCZ150 Embedded Processor
ADSP-21262SKSTZ200 SHARC Processor
ADSP-21262 SHARC Processor
相關代理商/技術參數
參數描述
ADSP-21161NCCAZ100 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,FCBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21161NKCA-100 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,FCBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21161NKCA-100Z 制造商:Analog Devices 功能描述:
ADSP-21161NKCAZ100 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,FCBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21161NYCAZ110 功能描述:IC DSP CONTROLLER 32BIT 225BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,FCBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
主站蜘蛛池模板: 柳河县| 昌黎县| 平谷区| 清水河县| 泸州市| 田林县| 剑阁县| 涪陵区| 老河口市| 明光市| 军事| 新丰县| 深泽县| 江安县| 额济纳旗| 淅川县| 拜城县| 太仆寺旗| 自贡市| 延川县| 双鸭山市| 博白县| 红原县| 温宿县| 金平| 岢岚县| 吴桥县| 宝坻区| 孟村| 安图县| 呼伦贝尔市| 花莲市| 页游| 府谷县| 新邵县| 舟山市| 于田县| 新化县| 伊金霍洛旗| 富锦市| 望城县|