- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361246 > QADCRM Queued Analog-to-Digital Converter Reference Manual PDF資料下載
參數(shù)資料
| 型號(hào)： | QADCRM |
| 英文描述： | Queued Analog-to-Digital Converter Reference Manual |
| 中文描述： | 排隊(duì)模擬到數(shù)字轉(zhuǎn)換器參考手冊(cè) |
| 文件頁(yè)數(shù)： | 23/122頁(yè) |
| 文件大小： | 940K |
| 代理商： | QADCRM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
QADC
REFERENCE MANUAL
CONFIGURATION AND CONTROL
MOTOROLA
3-3
Word accesses to an odd address require two bus cycles; half of two different 16-bit
QADC locations are accessed. The first bus cycle is treated by the QADC as an 8-bit
read or write of an odd address. The second cycle is an 8-bit read or write of an even
address. The QADC address space is organized into 16-bit even address locations,
so a 16-bit read or write of an odd address obtains or provides the lower half of one
QADC location, and the upper half of the following QADC location.
Long word (32-bit) accesses to an even address require two bus cycles to complete
the access, and two full QADC locations are accessed. The first bus cycle reads or
writes the addressed 16-bit QADC location and the second cycle reads or writes the
following 16-bit location.
Long word accesses to an odd address require three bus cycles. Portions of three dif-
ferent QADC locations are accessed. The first bus cycle is treated by the QADC as an
8-bit access of an odd address, the second cycle is a 16-bit aligned access, and the
third cycle is an 8-bit access of an even address. The QADC address space is orga-
nized into 16-bit even address locations, so a 32-bit read or write of an odd address
provides the lower half of one QADC location, the full 16-bit content of the following
QADC location, and the upper half of the third QADC location.
3.3 Module Configuration
The module configuration register (QADCMCR) contains parameters which allow the
QADC to interface with other MCU modules. The register defines freeze and stop
mode operation, supervisor-only access protection, and the QADC software interrupt
arbitration priority number. The implemented fields can be read and written. Unimple-
mented locations read zero and writes have no effect. They are typically written once
when the software initializes the QADC, and not changed afterwards.
3.3.1 Low Power Stop Mode
When the STOP bit in the QADCMCR is set, the clock signal to the A/D converter is
disabled, effectively turning off the analog circuitry. This results in a static, low power
consumption, idle condition. The stop mode aborts any conversion sequence in
progress. Because the bias currents to the analog circuits are turned off in stop mode,
the QADC requires some recovery time (T
SR
in
APPENDIX A ELECTRICAL CHAR-
ACTERISTICS
) to stabilize the analog circuits after the stop enable bit is cleared.
In the stop mode, the BIU state machine and logic do not shut down, and the QADC-
MCR, the interrupt register (QADCINT), and the test register (QADCTEST) are fully
accessible and are not reset. The data direction register (DDRQA), port data register
(PORTQA/PORTQB), and control register 0 (QACR0) are not reset and are read-only
accessible. The RAM is not reset and is not accessible. Control register 1 (QACR1),
control register 2 (QACR2), and the status register (QASR) are reset and are read-only
accessible. In addition, the QADC clock (QCLK) and the periodic/interval timer are
held in reset during stop mode.
If the STOP bit is clear, stop mode is disabled.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QAK2E104JCP | PLASTIC FILM CAPACITORS |
| QAK2E104JTP | PLASTIC FILM CAPACITORS |
| QAK2E104KCP | PLASTIC FILM CAPACITORS |
| QAK2E104KTP | PLASTIC FILM CAPACITORS |
| QAK2E105JCP | PLASTIC FILM CAPACITORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QAE100 | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 108Watts |
| QAE100W | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 90Watts |
| QAE150 | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 150Watts |
| QAE150W | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 132Watts |
| QAEP | 制造商:Omnimount 功能描述:10.6 ~ 21 Inch Adjustable 1.5 Inch NPT Pipe Extension |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。