- 您現在的位置：買賣IC網 > PDF目錄361246 > QADCRM Queued Analog-to-Digital Converter Reference Manual PDF資料下載
參數資料
| 型號： | QADCRM |
| 英文描述： | Queued Analog-to-Digital Converter Reference Manual |
| 中文描述： | 排隊模擬到數字轉換器參考手冊 |
| 文件頁數： | 62/122頁 |
| 文件大小： | 940K |
| 代理商： | QADCRM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
MOTOROLA
7-16
DIGITAL CONTROL
QADC
REFERENCE MANUAL
PSL[2:0] — Prescaler Clock Low Time
The PSL field selects the QCLK low time in the prescaler. Refer to
APPENDIX A
ELECTRICAL CHARACTERISTICS
for information on F
values. To keep the
QCLK within the specified range, the PSL field selects the low time of the QCLK, which
can range from one to eight system clock cycles. The minimum low time for the clock
is specified as T
PSL
.
Table 7-2
displays the bits in PSL field which enable a range of QCLK low times.
7.6.2 Control Register 1
Control register 1 is the mode control register for the operation of queue 1. The appli-
cations software defines the queue operating mode for the queue, and may enable a
completion and/or pause interrupt. All of the control register fields are read/write data.
However, the SSE1 bit always reads as zero unless the test mode is enabled. Most of
the bits are typically written once when the software initializes the QADC, and not
changed afterwards.
CIE1 — Queue 1 Completion Interrupt Enable
CIE1 enables an interrupt upon completion of queue 1. The interrupt request is initiat-
ed when the conversion is complete for the CCW in queue 1.
0 = Disable the queue completion interrupt associated with queue 1.
1 = Enable an interrupt after the conversion of the sample requested by the last
CCW in queue 1.
PIE1 — Queue 1 Pause Interrupt Enable
PIE1 enables an interrupt when queue 1 enters the pause state. The interrupt request
is initiated when conversion is complete for a CCW that has the pause bit set.
0 = Disable the pause interrupt associated with queue 1.
1 = Enable an interrupt after the conversion of the sample requested by a CCW in
queue 1 which has the pause bit set.
Table 7-3 Prescaler Clock Low Times
PSL[2:0]
000
001
010
011
100
101
110
111
QCLK Low Time
1 System Clock Cycle
2 System Clock Cycles
3 System Clock Cycles
4 System Clock Cycles
5 System Clock Cycles
6 System Clock Cycles
7 System Clock Cycles
8 System Clock Cycles
QACR1 —
Control Register 1
$####0C
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
CIE1
PIE1
SSE1
NOT USED
MQ1
NOT USED
RESET:
0
0
0
0
0
0
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| QAK2E104JCP | PLASTIC FILM CAPACITORS |
| QAK2E104JTP | PLASTIC FILM CAPACITORS |
| QAK2E104KCP | PLASTIC FILM CAPACITORS |
| QAK2E104KTP | PLASTIC FILM CAPACITORS |
| QAK2E105JCP | PLASTIC FILM CAPACITORS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| QAE100 | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 108Watts |
| QAE100W | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 90Watts |
| QAE150 | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 150Watts |
| QAE150W | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 132Watts |
| QAEP | 制造商:Omnimount 功能描述:10.6 ~ 21 Inch Adjustable 1.5 Inch NPT Pipe Extension |
發布緊急采購，3分鐘左右您將得到回復。