- 您現在的位置：買賣IC網 > PDF目錄361246 > QADCRM Queued Analog-to-Digital Converter Reference Manual PDF資料下載
參數資料
| 型號： | QADCRM |
| 英文描述： | Queued Analog-to-Digital Converter Reference Manual |
| 中文描述： | 排隊模擬到數字轉換器參考手冊 |
| 文件頁數： | 44/122頁 |
| 文件大小： | 940K |
| 代理商： | QADCRM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
MOTOROLA
6-2
ANALOG SUBSYSTEM
QADC
REFERENCE MANUAL
6.1.1 Conversion Cycle Times
Total conversion time is made up of initial sample time, transfer time, final sample time,
and resolution time. Initial sample time refers to the time during which the selected in-
put channel is connected to the sample capacitor at the input of the sample buffer am-
plifier. During the transfer period, the sample capacitor is disconnected from the
multiplexer, and the stored voltage is buffered and transferred to the RC DAC array.
During the final sampling period, the sample capacitor and amplifier are bypassed,
and the multiplexer input charges the RC DAC array directly. During the resolution pe-
riod, the voltage in the RC DAC array is converted to a digital value and stored in the
SAR.
Initial sample time is fixed at two QCLKs and the transfer time at four QCLKs. Final
sample time can be 2, 4, 8, or 16 ADC clock cycles, depending on the value of the IST
field in the CCW. Resolution time is ten cycles.
Transfer and resolution require a minimum of 18 QCLK clocks (8.6
μ
s with a 2.1-MHz
QCLK). If the maximum final sample time period of 16 QCLKs is selected, the total
conversion time is 15.2
μ
s (with a 2.1-MHz QCLK).
Figure 6-2
illustrates the timing for conversions. This diagram assumes a final sam-
pling period of two QCLKs.
Figure 6-2 Conversion Timing
6.1.1.1 Amplifier Bypass Mode Conversion Timing
If the amplifier bypass mode is enabled for a conversion by setting the amplifier bypass
(BYP) field in the CCW, the timing changes to that shown in
Figure 6-3
. Refer to para-
graph 7.7 in
SECTION 7 DIGITAL CONTROL
for more information on the BYP field.
The initial sample time and the transfer time are eliminated reducing the potential con-
version time by six QCLKs. However, due to internal RC effects, a minimum final sam-
INITIAL
SAMPLE
TIME
2 CYCLES
TRANSFER
TIME
4 CYCLES
FINAL SAMPLE
TIME
N CYCLES:
(2, 4, 8, 16)
RESOLUTION
TIME
10 CYCLES
SAMPLE AND TRANSFER
TIME
SUCCESSIVE APPROXIMATION RESOLUTION
SEQUENCE
QCLK
QADC CONVERSION TIM
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| QAK2E104JCP | PLASTIC FILM CAPACITORS |
| QAK2E104JTP | PLASTIC FILM CAPACITORS |
| QAK2E104KCP | PLASTIC FILM CAPACITORS |
| QAK2E104KTP | PLASTIC FILM CAPACITORS |
| QAK2E105JCP | PLASTIC FILM CAPACITORS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| QAE100 | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 108Watts |
| QAE100W | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 90Watts |
| QAE150 | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 150Watts |
| QAE150W | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 132Watts |
| QAEP | 制造商:Omnimount 功能描述:10.6 ~ 21 Inch Adjustable 1.5 Inch NPT Pipe Extension |
發布緊急采購，3分鐘左右您將得到回復。