- 您現在的位置：買賣IC網 > PDF目錄98255 > TLV320DAC3120IRHBR (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 24-BIT DAC, PQCC32 PDF資料下載
參數資料
| 型號： | TLV320DAC3120IRHBR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 24-BIT DAC, PQCC32 |
| 封裝： | 5 X 5 MM, PLASTIC, QFN-32 |
| 文件頁數： | 25/110頁 |
| 文件大小： | 1230K |
| 代理商： | TLV320DAC3120IRHBR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁
www.ti.com
SLAS659 – NOVEMBER 2009
5.6
Audio DAC and Audio Analog Outputs
The mono audio DAC consists of a digital audio processing block, a digital interpolation filter, a digital
delta-sigma modulator, and an analog reconstruction filter. The high oversampling ratio (normally DOSR is
between 32 and 128) exhibits good dynamic range by ensuring that the quantization noise generated
within the delta-sigma modulator stays outside of the audio frequency band. Audio analog outputs include
mono headphone/lineout and mono class-D speaker outputs. Because the TLV320DAC3120 contains a
mono DAC, it inputs the mono data from the left channel, the right channel, or a mix of the left and right
channels as [(L + R) ÷ 2], selected by page 0 / register 63, bits D5–D4. See Figure 1-1 for the signal flow.
5.6.1
DAC
The TLV320DAC3120 mono audio DAC supports data rates from 8 kHz to 192 kHz. The audio channel of
the mono DAC consists of a signal-processing engine with fixed processing blocks, a programmable
miniDSP, a digital interpolation filter, multibit digital delta-sigma modulator, and an analog reconstruction
filter. The DAC is designed to provide enhanced performance at low sampling rates through increased
oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma
modulator and observed in the signal images strongly suppressed within the audio band to beyond 20
kHz.
To
handle
multiple
input
rates
and
optimize
power
dissipation
and
performance,
the
TLV320DAC3120 allows the system designer to program the oversampling rates over a wide range from 1
to 1024 by configuring page 0 / register 13 and page 0 / register 14. The system designer can choose
higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data
rates.
The TLV320DAC3120 DAC channel includes a built-in digital interpolation filter to generate oversampled
data for the delta-sigma modulator. The interpolation filter can be chosen from three different types,
depending on required frequency response, group delay, and sampling rate.
DAC power up is controlled by writing to page 0 / register 63, bit D7 for the mono channel. The
mono-channel DAC clipping flag is provided as a read-only bit on page 0 / register 39, bit D7.
5.6.1.1
DAC Processing Blocks
The TLV320DAC3120 implements signal-processing capabilities and interpolation filtering via processing
blocks. These fixed processing blocks give users the choice of how much and what type of signal
processing they may use and which interpolation filter is applied.
The choices among these processing blocks allows the system designer to balance power conservation
and signal-processing flexibility. Table 5-6 gives an overview of all available processing blocks of the DAC
channel and their properties. The resource-class column gives an approximate indication of power
consumption for the digital (DVDD) supply; however, based on the out-of-band noise spectrum, the analog
power consumption of the drivers (HPVDD) may differ.
The signal-processing blocks available are:
First-order IIR
Scalable number of biquad filters
The processing blocks are tuned for common cases and can achieve high image rejection or low group
delay in combination with various signal-processing effects such as audio effects and frequency shaping.
The available first-order IIR and biquad filters have fully user-programmable coefficients.
Copyright 2009, Texas Instruments Incorporated
APPLICATION INFORMATION
21
Product Folder Link(s): TLV320DAC3120
相關PDF資料 |
PDF描述 |
|---|---|
| TLV320DAC3120IRHBT | SERIAL INPUT LOADING, 24-BIT DAC, PQCC32 |
| TLV320DAC3202IYZJR | VOLUME CONTROL CIRCUIT, PBGA20 |
| TLV320DAC3202IYZJT | VOLUME CONTROL CIRCUIT, PBGA20 |
| TLV320DAC32IRHBR | SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32 |
| TLV320DAC32IRHBTG4 | SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV320DAC3120IRHBT | 功能描述:音頻數/模轉換器 IC Lo-Pwr Audio DAC w/ Audio Proc RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| TLV320DAC3120IRHBT | 制造商:Texas Instruments 功能描述:D/A Converter (D-A) IC 制造商:Texas Instruments 功能描述:IC, DAC, 32BIT, 192KSPS, QFN-32 |
| TLV320DAC32 | 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO DAC FOR PORTABLE AUDIO/TELEPHONY |
| TLV320DAC3202 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW POWER HIGH FIDELITY I2S INPUT HEADSET IC |
| TLV320DAC3202BYZJR | 功能描述:音頻數/模轉換器 IC Lo Pwr Hi Fidelity I2S Input Headset IC RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。