欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLV320DAC3120IRHBR
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: SERIAL INPUT LOADING, 24-BIT DAC, PQCC32
封裝: 5 X 5 MM, PLASTIC, QFN-32
文件頁數: 49/110頁
文件大小: 1230K
代理商: TLV320DAC3120IRHBR
PLL _ CLKIN
512 kHz
20 MHz
P
PLL _ CLKIN
10 MHz
20 MHz
P
www.ti.com
SLAS659 – NOVEMBER 2009
The PLL can be turned on via page 0 / register 5, bit D7. The variable P can be programmed via page 0 /
register 5, bits D6–D4. The variable R can be programmed via page 0 / register 5, bits D3–D0. The
variable J can be programmed via page 0 / register 6, bits D5–D0. The variable D is 14 bits and is
programmed into two registers. The MSB portion can be programmed via page 0 / register 7, bits D5–D0,
and the LSB portion is programmed via page 0 / register 8, bits D7–D0. For proper update of the D-divider
value, page 0 / register 7 must be programmed first, followed immediately by page 0 / register 8. Unless
the write to page 0 / register 8 is completed, the new value of D does not take effect.
When the PLL is enabled, the following conditions must be satisfied.
When the PLL is enabled and D = 0, the following conditions must be satisfied for PLL_CLKIN:
(7)
80 MHz
≤ (PLL_CLKIN × J.D × R/P) ≤ 110 MHz
4
≤ R × J ≤ 259
When the PLL is enabled and D
≠ 0, the following conditions must be satisfied for PLL_CLKIN:
(10)
80 MHz
≤ (PLL_CLKIN × J.D × R/P) ≤ 110 MHz
R = 1
The PLL can be powered up independently from the DAC blocks, and can also be used as a
general-purpose PLL by routing its output to the GPIO output. After powering up the PLL, PLL_CLK is
available typically after 10 ms.
The clocks for codec and various signal processing blocks, CODEC_CLKIN can be generated from MCLK
input, BCLK input, GPIO input or PLL_CLK (page 0 / register 4, bit D1-D0).
If the CODEC_CLKIN is derived from the PLL, then the PLL must be powered up first and powered down
last.
Table 5-22 lists several example cases of typical PLL_CLKIN rates and how to program the PLL to
achieve a sample rate fS of either 44.1 kHz or 48 kHz.
Copyright 2009, Texas Instruments Incorporated
APPLICATION INFORMATION
43
Product Folder Link(s): TLV320DAC3120
相關PDF資料
PDF描述
TLV320DAC3120IRHBT SERIAL INPUT LOADING, 24-BIT DAC, PQCC32
TLV320DAC3202IYZJR VOLUME CONTROL CIRCUIT, PBGA20
TLV320DAC3202IYZJT VOLUME CONTROL CIRCUIT, PBGA20
TLV320DAC32IRHBR SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32
TLV320DAC32IRHBTG4 SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32
相關代理商/技術參數
參數描述
TLV320DAC3120IRHBT 功能描述:音頻數/模轉換器 IC Lo-Pwr Audio DAC w/ Audio Proc RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC3120IRHBT 制造商:Texas Instruments 功能描述:D/A Converter (D-A) IC 制造商:Texas Instruments 功能描述:IC, DAC, 32BIT, 192KSPS, QFN-32
TLV320DAC32 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO DAC FOR PORTABLE AUDIO/TELEPHONY
TLV320DAC3202 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW POWER HIGH FIDELITY I2S INPUT HEADSET IC
TLV320DAC3202BYZJR 功能描述:音頻數/模轉換器 IC Lo Pwr Hi Fidelity I2S Input Headset IC RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
主站蜘蛛池模板: 固阳县| 葵青区| 天等县| 新乐市| 迭部县| 呼图壁县| 宜兰市| 湾仔区| 紫阳县| 吴川市| 定南县| 荔浦县| 弥渡县| 桃江县| 土默特右旗| 长寿区| 泰兴市| 上虞市| 定日县| 东阳市| 武宁县| 马公市| 鄱阳县| 隆昌县| 平原县| 承德县| 北安市| 内黄县| 江陵县| 靖边县| 长春市| 宁武县| 齐齐哈尔市| 图木舒克市| 昆明市| 黄石市| 个旧市| 嵊泗县| 博野县| 富蕴县| 瓮安县|