- 您現(xiàn)在的位置：買賣IC網 > PDF目錄382369 > P90CL301 (NXP Semiconductors N.V.) Low voltage 16-bit microcontroller PDF資料下載
參數(shù)資料
| 型號： | P90CL301 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low voltage 16-bit microcontroller |
| 中文描述： | 低電壓16位微控制器 |
| 文件頁數(shù)： | 22/92頁 |
| 文件大小： | 526K |
| 代理商： | P90CL301 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
1996 Dec 11
22
Philips Semiconductors
Preliminary specification
Low voltage 16-bit microcontroller
P90CL301BFH (C100)
7.3
Processing states and exception processing
The P90CL301BFH operates with a maximum internal
clock frequency of 27 MHz down to static operation. Each
clock cycle is divided into 2 states. A non-access machine
cycle has 3 clock cycles or 6 states (S0 to S5). A minimum
bus cycle normally consists of 3 clock cycles (6 states).
When DTACK is not asserted, indicating that data transfer
has not yet been terminated, wait states (WS) are inserted
in multiples of 2.
The CPU is always in one of the four processing states:
Normal
Exception
Halt
Stopped.
The Normal processing state is associated with instruction
execution; the memory references fetch instructions or
load/save results. A special case of the Normal state is the
Stopped state which is entered by the processor when a
STOP instruction is executed. In this state the CPU does
not make any further memory references.
The Exception state is associated with interrupts, trap
instruction, tracing and other exceptional conditions.
The exception may be generated internally by an
instruction or by any unusual condition arising during the
execution of an instruction. Externally, exception
processing can be forced by an interrupt or by reset.
The halted processing state is an indication of a
catastrophic hardware failure. For example, if during
exception processing of a bus error another bus error
occurs, the CPU assumes that the system is unusable and
halts. Only an external reset can restart a halted
processor. Note that a CPU in the stopped state is not in
the halted state or vice versa.
The Supervisor can work in the User or Supervisor state
determined by the state of bit S in the Status Register.
Accesses to the on-chip peripherals are achieved in the
Supervisor state.
All exception processing is performed in the Supervisor
state once the current contents of the Status Register has
been saved. Then the exception vector number is
determined and copies of the Status Register, the program
counter and the format/vector number are saved on the
Supervisor stack using the Supervisor Stack Pointer
(SSP). Finally the contents of the exception vector location
is fetched and loaded into the Program Counter (PC).
7.3.1
R
EFERENCE CLASSIFICATION
When the processor makes a reference, it classifies the
kind of reference being made, using the encoding of the
three function code internal lines. This allows external
translation of addresses, control of access, and
differentiation of special processor states, such as
interrupt acknowledge. Table 21 shows the classification
of references.
Table 21
Reference classification
7.3.2
E
XCEPTION VECTORS
Exception vectors are memory locations from where the
CPU fetches the address of a routine that will handle that
exception. All exception vectors are 2 words long, except
for the reset vector which consists of 4 words, containing
the PC and the SSP. All exception vectors are in the
Supervisor Data space.
A vector number is an 8-bit number which, multiplied by 4,
gives the address of an exception vector. Vector numbers
are generated internally. The memory map for the
exception vectors is shown in the Table 22.
FUNCTION CODE
REFERENCE CLASS
FC2
FC1
FC0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
unassigned
User Data
User Program
unassigned
unassigned
Supervisor Data
Supervisor Program
interrupt acknowledge
相關PDF資料 |
PDF描述 |
|---|---|
| P90CL301BFH | Low voltage 16-bit microcontroller |
| P93U422-35DC | x4 SRAM |
| P93U422-35DM | x4 SRAM |
| P93U422-35DMB | x4 SRAM |
| P93U422-35LC | x4 SRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| P90CL301BFH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 16-bit microcontroller |
| P-90-F | 制造商:Hozan Tool Industrial Co Ltd 功能描述: |
| P90PCT101PC | 制造商:PERFORMANCE/ 功能描述:90PCT101PC |
| P-910 | 制造商:Hozan Tool Industrial Co Ltd 功能描述: |
| P9-100001 | 制造商:OTTO Engineering Inc 功能描述:P9-111122 EX H20 |
發(fā)布緊急采購，3分鐘左右您將得到回復。