
Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
123
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 139. TMUX_RPTR_INCCNT[1
—
3], Receive Pointer Increment Count (RO)
Table 140. TMUX_RPTR_DECCNT[1
—
3], Receive Pointer Decrement Count (RO)
Table 141. TMUX_RJ0EXPECTED[1—8],
Expected J0 Byte Sequence (R/W)
Table 142. TMUX_RJ0CAPTURED[1—8], Captured J0 Receive Value (RO)
Table 143. TMUX_TJ0VALUE[1—8], J0 Byte Transmit Insert (R/W)
Address
Bit
Name
Function
Reset
Default
0x000
0x000
0x40074
—
0x40076
15:11
10:0
RSVD
Reserved.
Receive Pointer Increment Count.
Counts the
number of increments in the incoming pointer val-
ues. This counter holds at its maximum value or
rolls over depending on the value of
SMPR_SAT_ROLLOVER (
Table 77 on page 70
),
and transfers its internal count to a holding register
when SMPR_PMRESET (
Table 75 on page 68
)
transitions from a logic 0 to 1.
TMUX_RPTR_INC1[10:0]—
TMUX_RPTR_INC3[10:0]
Address
Bit
Name
Function
Reset
Default
0x000
0x000
0x40077
—
0x40079
15:11
10:0
RSVD
Reserved.
Receive Pointer Decrement Count.
Counts the
number of decrements in the incoming pointer values.
This counter holds at its maximum value or rolls over
depending on the value of SMPR_SAT_ROLLOVER,
and transfers its internal count to a holding register
when SMPR_PMRESET
transitions from a logic 0
to 1.
TMUX_RPTR_DEC1[10:0]—
TMUX_RPTR_DEC3[10:0]
Address
Bit
Name
Function
Reset
Default
0x0000
0x400A0
—
0x400A7
15:0
TMUX_EXPJ0DMON[16—1][7:0]
Expected Receive J0 Value.
Registers con-
tain either the programmed expected J0
16-byte sequence or the previously captured
J0 sequence, depending on the J0 mode.
Address
Bit
Name
Function
Reset
Default
0x0000
0x400A8
—
0x400AF
15:0 TMUX_J0DMON[16—1][7:0]
Received J0 Value.
Registers capture a 16-byte
sequence from the J0 byte of the receive input signal.
Address
Bit
Name
Function
Reset
Default
0x0000
0x400B0
—
0x400B7
15:0
TMUX_TJ0DINS[16—1][7:0]
Transmit J0 Data Insert.
Registers allow a 16-byte
sequence to be inserted into the J0 byte of the
STS-3/STM-1 (AU-4) output signal.