
151
Agere Systems Inc.
Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
9 SPE Mapper Registers
(continued)
Table 171. SPE_PTRCNT1—SPE_PTRCNT3, Receive Pointer Increment and Decrement Count (RO)
Table 172. SPE_RJ1MON_R1—SPE_RJ1MON_R32, Receive J1 Monitor Values (RO)
Table 173. SPE_TJ1DINS_R1—SPE_TJ1DINS_R32, Transmit J1 Insert Values (R/W)
Table 174. SPE_RJ1DEXP_R1—SPE_RJ1DEXP_R32, Receive J1 Expected Values (R/W)
Table 175. SPE_SCRATCH_R, Scratch Pad (R/W)
Address
Bit
Name
Function
Reset
Default
0x00
0x000
0x00
0x000
0x30037
15:10
9:0
15:11
10:0
RSVD
Reserved.
Stored TU-3 Pointer Location.
Reserved.
Pointer Increment Count from Pointer
Interpreter Block.
The value of internal running
counter is transferred into this holding register
coincident with the end of a performance monitor
interval.
Reserved.
Pointer Decrement Count from Pointer
Interpreter Block.
The value of internal running
counter is transferred into this holding register
coincident with the end of a performance monitor
interval.
SPE_STORED_PTR[9:0]
RSVD
SPE_RPTR_INC[10:0]
0x30038
0x30039
15:11
10:0
RSVD
0x00
0x000
SPE_RPTR_DEC[10:0]
Address
Bit
Name
Function
Reset
Default
0x00
0x30042
—
0x30061
15:0
SPE_RJ1DMON[1—64][7:0]
Receive J1 Monitor Value.
These registers capture
a 64-byte sequence from the J1 byte of each frame.
Address
Bit
Name
Function
Reset
Default
0x00
0x30062
—
0x30081
15:0
SPE_TJ1DINS[1—64][7:0]
Transmit J1 Insert Value.
These registers allow a
64-byte sequence to be inserted into the J1 byte of
each frame.
Address
Bit
Name
Function
Reset
Default
0x00
0x30082
—
0x300A1
15:0
SPE_RJ1DEXP[1
—
64][7:0]
Receive J1 Expected Value.
These registers hold a
programmable 64-byte expected sequence for the J1
byte of each frame.
Address
Bit
Name
Function
Reset
Default
0x300A2
15:10
9:0
RSVD
SPE_SCRATCH[9:0]
Reserved.
Scratch Register.
Allows the control system to ver-
ify read and write operations to the device without
affecting device operation.
0x0000