欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): TLV320DAC3100IRHBT
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: DAC WITH PROGRAMMABLE PLL, PQCC32
封裝: 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件頁(yè)數(shù): 40/97頁(yè)
文件大小: 1134K
代理商: TLV320DAC3100IRHBT
www.ti.com
SLAS671 – FEBRUARY 2010
In all cases, DOSR is limited in its range by the following condition:
2.8 MHz < DOSR × DAC_fS < 6.2 MHz
Based on the identified filter type and the required signal-processing capabilities, the appropriate
processing block can be determined from the list of available processing blocks (PRB_P1 to PRB_P25).
Based on the available master clock, the chosen DOSR and the targeted sampling rate, the clock-divider
values NDAC and MDAC can be determined. If necessary, the internal PLL can add a large degree of
flexibility.
In summary, CODEC_CLKIN (derived directly from the system clock source or from the internal PLL)
divided by MDAC, NDAC, and DOSR must be equal to the DAC sampling rate, DAC_fS. The
CODEC_CLKIN clock signal is shared with the DAC clock-generation block.
CODEC_CLKIN = NDAC × MDAC × DOSR × DAC_fS
To a large degree, NDAC and MDAC can be chosen independently in the range of 1 to 128. In general,
NDAC should be as large as possible as long as the following condition can still be met:
MDAC × DOSR / 32
≥ RC
RC is a function of the chosen processing block and is listed in Table 5-11.
The common-mode voltage setting of the device is determined by the available analog power supply.
At this point, the following device-specific parameters are known: PRB_Rx, DOSR, NDAC, MDAC, input
and output common-mode values. If the PLL is used, the PLL parameters P, J, D, and R are determined
as well.
Step 2
Setting up the device via register programming:
The following list gives an example sequence of items that must be executed in the time between
powering the device up and reading data from the device. Note that there are other valid sequences,
depending on which features are used.
1. Define starting point:
(a) Power up applicable external power supplies
(b) Set register page to 0
(c) Initiate SW reset
2. Program clock settings
(a) Program PLL clock dividers P, J, D, and R (if PLL is used)
(b) Power up PLL (if PLL is used)
(c) Program and power up NDAC
(d) Program and power up MDAC
(e) Program OSR value
(f) Program I2S word length if required (16, 20, 24, or 32 bits)
(g) Program the processing block to be used
(h) Micellaneous page 0 controls
Copyright 2010, Texas Instruments Incorporated
APPLICATION INFORMATION
45
Product Folder Link(s): TLV320DAC3100
相關(guān)PDF資料
PDF描述
TLV320DAC3101IRHBT DAC WITH PROGRAMMABLE PLL, PQCC32
TLV320DAC3101IRHBR DAC WITH PROGRAMMABLE PLL, PQCC32
TLV320DAC3120IRHBR SERIAL INPUT LOADING, 24-BIT DAC, PQCC32
TLV320DAC3120IRHBT SERIAL INPUT LOADING, 24-BIT DAC, PQCC32
TLV320DAC3202IYZJR VOLUME CONTROL CIRCUIT, PBGA20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320DAC3101 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Stereo Audio DAC With Audio Processing and Stereo Class-D Speaker Amplifier
TLV320DAC3101EVM-U 功能描述:音頻 IC 開(kāi)發(fā)工具 TLV320DAC3101EVM-U Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320DAC3101IRHBR 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Low-Pwr audio DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC3101IRHBT 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Low-Pwr audio DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC3120 制造商:TI 制造商全稱:Texas Instruments 功能描述:
主站蜘蛛池模板: 海城市| 西盟| 铜山县| 信宜市| 长治县| 鲜城| 尚志市| 东平县| 旅游| 雅安市| 洛浦县| 阳城县| 额尔古纳市| 清镇市| 邢台县| 穆棱市| 化隆| 获嘉县| 漳平市| 富平县| 宾川县| 彭阳县| 天镇县| 龙州县| 勃利县| 南溪县| 蒙自县| 温宿县| 西和县| 肇庆市| 朝阳县| 开封市| 雷州市| 呼图壁县| 湖北省| 洞口县| 蓬莱市| 清河县| 沾化县| 乃东县| 庐江县|