- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373969 > AD9874 (ANALOG DEVICES INC) IF Digitizing Subsystem PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9874 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | IF Digitizing Subsystem |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP48 |
| 封裝： | 1.40 MM HEIGHT, PLASTIC, TQFP-48 |
| 文件頁(yè)數(shù)： | 17/40頁(yè) |
| 文件大小： | 744K |
| 代理商： | AD9874 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
REV. 0
AD9874
–17–
The AD9874 also provides the means for controlling the switching
characteristics of the digital output signals via the DS (drive
strength) field of the SSICRB. This feature is useful in limiting
switching transients and noise from the digital output that may
ultimately couple back into the analog signal path, potentially
degrading the AD9874’s sensitivity performance. Figures 3c and
3d show how the NF can vary as a function of the SSI setting for
an IF frequency of 109.65 MHz. The following two observations
can be made from these figures:
The NF becomes more sensitive to the SSI output drive strength
level at higher signal bandwidth settings.
The NF is dependent on the number of bits within an SSI frame,
becoming more sensitive to the SSI output drive strength level
as the number of bits is increased. As a result, one should select
the lowest possible SSI drive strength setting that still meets
the SSI timing requirements.
SSI OUTPUT DRIVE STRENGTH SETTING
2
10.0
4
N
9.6
3
1
8.0
7
6
5
24-BIT I/O DATA
9.8
9.4
9.2
9.0
8.6
8.8
8.4
8.2
16-BIT I/O DATA
w/DVGA ENABLED
16-BIT I/O DATA
Figure 3c. NF vs. SSI Output Drive Strength
(VDDx = 3.0 V, f
CLK
= 18 MSPS, BW = 10 kHz)
SSI OUTPUT DRIVE STRENGTH SETTING
2
14
4
N
12
3
1
7
7
6
5
24-BIT I/O DATA
13
11
9
10
8
16-BIT I/O DATA
w/DVGA ENABLED
16-BIT I/O DATA
Figure 3d. NF vs. SSI Output Drive Strength
(VDDx = 3.0 V, f
CLK
= 18 MSPS, BW = 75 kHz)
Table V lists the typical output rise/fall times as a function of
DS for a 10 pF load. Rise/fall times for other capacitor loads can
be determined by multiplying the typical values presented in
Table V by a scaling factor equal to the desired capacitive load
divided by 10 pF.
*
Blackfin is a registered trademark of Analog Devices, Inc.
Table V. Typical Rise/Fall times (
±
25 %) with a 10 pF
Capacitive Load for Each DS Setting
DS
0
1
2
3
4
5
6
7
typ (ns)
13.5
7.2
5.0
3.7
3.2
2.8
2.3
2.0
Synchronization
Applications, such as receiver diversity, employing more than
one AD9874 device may desire synchronization of the digital
output data. SYNCB can be used for this purpose and applied
upon system initialization. It is an active-low signal that clears
the clock counters in both the decimation filter and the SSI
port. The counters in the clock synthesizers are not reset, since
it is presumed that the CLK signals of multiple chips would be
connected together. SYNCB also clears the registers in the
decimation filter and resets the modulator. As a result, valid
data representative of the input signal will be available once the
digital filters have been flushed.
Figure 4a shows the timing relationship between SYNCB and the
SSI port’s CLKOUT and FS signals. SYNCB is an asynchronous
active-low signal that must remain low for at least half an input
clock period (i.e., 1/(2
×
f
CLK
) ). CLKOUT returns high while
FS remains low upon SYNCB going low. CLKOUT will become
active within 1 to 2 output clock periods upon SYNCB returning
high. FS will reappear several output clock cycles later, depend-
ing on the digital filter’s decimation factor and the SSIORD
setting. To verify proper synchronization, the FS signals of the
multiple AD9874 devices should be monitored.
FS
SYNCB
CLKOUT
Figure 4a. SYNCB Timing
INTERFACING TO DSPs
The AD9874 connects directly to an Analog Devices program-
mable digital signal processor (DSP). Figure 4b illustrates an
example with the Blackfin
series of ADSP-2153x processors.
The Blackfin DSP series is a family of 16-bit products optimized
for telecommunications applications with its dynamic power
management feature making it well suited for portable radio
products. The code compatible family members share the funda-
mental core attributes of high performance, low power consumption,
and the ease-of-use advantages of microcontroller instruction set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9874BST | IF Digitizing Subsystem |
| AD9874EB | IF Digitizing Subsystem |
| AD9875BSTRL | Broadband Modem Mixed-Signal Front End |
| AD9875 | Broadband Modem Mixed-Signal Front End |
| AD9875-EB | Broadband Modem Mixed-Signal Front End |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9874ABST | 功能描述:IC IF DIGIT SUBSYSTEM 48-LQFP RoHS:否 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:* |
| AD9874ABST | 制造商:Analog Devices 功能描述:IF DIGITIZING SYBSYSTEM ((NW)) 制造商:Analog Devices 功能描述:IC, IF DIGITIZING SUBSYSTEM, LQFP-48 |
| AD9874ABST | 制造商:Analog Devices 功能描述:IC IF DIG SUBSYSTEM |
| AD9874ABSTRL | 功能描述:IC IF DIGIT SUBSYSTEM 48-LQFP RoHS:否 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:* |
| AD9874ABSTZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。