- 您現在的位置：買賣IC網 > PDF目錄16699 > AFE7222EVM (Texas Instruments)EVAL MODULE FOR AFE7222 PDF資料下載
參數資料
| 型號： | AFE7222EVM |
| 廠商： | Texas Instruments |
| 文件頁數： | 75/106頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL MODULE FOR AFE7222 |
| 標準包裝： | 1 |
| 主要目的： | 接口，模擬前端（AFE） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AFE7222 |
| 已供物品： | 板 |
| 其它名稱： | 296-30300 AFE7222EVM-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
INP_A_ADC
12b
RX ADC B
12b
RX ADC A
INN_A_ADC
INP_B_ADC
INN_B_ADC
C
o
a
rs
e
M
ix
e
r
(C
M
IX
)
RX RMS /
Peak
Power Meter
Q
M
C
G
a
in
/
P
h
a
s
e
SYNC
/2
H
B
F
D
e
c
im
a
ti
o
n
Q
M
C
O
ff
s
e
t
SYNC
RX Output A
F
in
e
M
ix
e
r
(F
M
IX
)
NCO
SYNC
RX Output B
SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012
9
APPLICATION INFORMATION
9.1
DEVICE DESCRIPTION
The AFE7225/7222 is designed to offer small footprint, high performance, low power and flexibility in
applications that require half or full duplex software defined radios. The receive path consists of dual 12-bit
125MSPS ADCs, a digital quadrature modulation correction block, FCLK/4 digital frequency shifter and /2
decimation filter. The transmit path consists of dual 12-bit 250MSPS DACs, a digital quadrature
modulation correction block, FCLK /4 digital frequency shifter, and x2/x4 interpolation filters as well as a
FIFO. A peak/rms power meter is available to the receive path. Fine Mixers with NCOs are available for
both receive and transmit path. These NCOs can be programmed independently. The primary digital
interface is selectable as either interleaved parallel CMOS or serialized LVDS. Device control is provided
via SPI (serial peripheral interface).
An auxiliary 12-bit 100kSPS ADC with two single-ended voltage inputs via a multiplexer is provided for
voltage monitoring. A dual auxiliary 12-bit 2MSPS single-ended current source output DAC is available for
control and/or board calibration. Most blocks can be independently powered on/off as needed to save
power. All of this capability is available in a small 9mm x 9mm 64-pin QFN package.
9.2
RECEIVER SIGNAL CHAIN
Figure 9-1. Signal Chain
9.3
RECEIVE ADC
The dual receive ADCs are created using a pipeline architecture and are powered from a 1.8V analog
supply (AVDD18_ADC). The common-mode of the differential inputs is 0.95V. A VCM pin is provided
which outputs the common-mode voltage for use in setting up the proper input level. If the VCM pin
cannot be used in your application, ensure that the analog inputs are centered at 0.95V. The full scale
range of the inputs is 2.0Vpp differential, or 0.95 ± 0.5V on both INN and INP pins.
The receive ADCs are capable of under-sampling intermediate frequencies (IF) at high frequency. The
3dB full power input bandwidth (FPBW) is approximately 550MHz. Good distortion and noise is maintained
to ~230MHz. The dual ADCs can be used to capture complex I/Q inputs from a quadrature demodulator,
or two independent IFs or used in a diversity configuration. In order to obey the Nyquist-Shannon
sampling theorem, ensure that the bandwidth to be sampled does not exceed FADCCLK/2. An external
anti-aliasing filter is recommended that confines the analog input energy to a single Nyquist band (multiple
of FADCCLK/2) to avoid unwanted aliasing and reduced overall performance.
9.4
RECEIVE DECIMATION FILTER
The user has the option of a decimation filter in the receive data path. The decimation filter can be used to
reduce the ADC data sample rate by half. The extra sampling bandwidth could be used for processing
gain and to ease the roll-off requirements of an external anti-aliasing filter. The decimation filter is a 43 tap
half-band filter. The transition band is from 0.38 to 0.62 of FADCCLK/4, and the stop band attenuation is
greater than 80dB. The pass-band ripple is less than 0.1dB. Coefficients 1 to 22 are listed. Coefficients 23
to 43 are the same as those from 22 to 1.
70
APPLICATION INFORMATION
Copyright 2011–2012, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| ECE-V1EA100NP | CAP ALUM 10UF 25V 20% SMD |
| 0210491116 | CABLE JUMPER 1.25MM .305M 39POS |
| UPM1J270MED1TD | CAP ALUM 27UF 63V 20% RADIAL |
| RNF-100-1-1/4-RD-SP | HEAT SHRINK TUBING |
| RNF-100-1-1/4-BU-SP | HEAT SHRINK TUBING |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AFE7222IRGC25 | 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數據速率:54 Mbps 噪聲系數: 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-32 |
| AFE7222IRGCR | 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數據速率:54 Mbps 噪聲系數: 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-32 |
| AFE7222IRGCT | 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數據速率:54 Mbps 噪聲系數: 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-32 |
| AFE7225 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Analog Front End Wideband Mixed-Signal Transceiver |
| AFE7225EVM | 功能描述:射頻開發工具 AFE7225 Eval Mod RoHS:否 制造商:Taiyo Yuden 產品:Wireless Modules 類型:Wireless Audio 工具用于評估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V |
發布緊急采購，3分鐘左右您將得到回復。