欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): AFE7222EVM
廠商: Texas Instruments
文件頁數(shù): 87/106頁
文件大小: 0K
描述: EVAL MODULE FOR AFE7222
標(biāo)準(zhǔn)包裝: 1
主要目的: 接口,模擬前端(AFE)
嵌入式:
已用 IC / 零件: AFE7222
已供物品:
其它名稱: 296-30300
AFE7222EVM-ND
SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012
10 DIGITAL INTERFACE
The digital interface is capable of operating in two distinct modes – interleaved parallel CMOS and
serialized LVDS. The supported maximum speed of operation varies depending upon mode in which
digital interface is operating. AFE722x has constraints on maximum frequencies of ADC_CLK and
DAC_CLK. Using these constraints, a comprehensive table showing maximum frequencies of different
clocks in different interfaces is listed in Table 10-1.
The following table shows the maximum frequency of operation of various clocks of AFE7225 in LVDS
interface mode (set register bit REG_LVDS_TX=’1’ to put DAC in LVDS interface mode, and
MASTER_OVERRIDE_RX=’1’ and REG_LVDS_RX=’1’ to put ADC in LVDS interface mode.)
Table 10-1. Maximum Interface Rates in LVDS Mode
RX PATH
Max ADC
SDR or
Decimation Factor
Wire Mode
Sampling
Max ADC Frame Clock
Max ADC Bit Clock
Max Serial Output Data
DDR
(register bits
(register bit
Clock
(ADC_FCLKOUTP/N)
(ADC_DCLKOUTP/N)
Rate (ADCx_DATA_nP/N)
(register bit
RX_DEC_FIL_EN,
TWOWIRE_RX)
(ADC_CLK(1))
MHz
Mbps, per wire
SDR_RX)
RX_DEC_FIL_EN_SRC)
MHz
1
65
390
780
1-wire
DDR
65
2
32.5
195
390
1
125
375
750
2-wire
DDR
125
2
62.5
187.5
375
1
65
390
2-wire
SDR
65
2
32.5
195
TX PATH
SDR or
Interpolation By
Max DAC
Wire Mode
Max DAC Frame Clock
Max DAC Bit Clock
Max Serial Input Data Rate
DDR
(register bits
Output Clock
(register bit
(DAC_FCLKINP/N)
( DAC_DCLKINP/N)
(ADCx_DATA_nP/N)
(register bit
TX_INT_MODE(1:0),
(DAC_CLK(1))
TWOWIRE_TX)
MHz
Mbps, per wire
SDR_TX)
TX_INT_MODE_SRC)
MHz
1
65
390
780
1-wire
DDR
2
130
65
390
780
4
250
62.5
375
750
1
65
390
2-wire
SDR
2
130
65
390
4
250
62.5
375
1
130
390
780
2-wire
DDR
2
250
125
375
780
4
250
62.5
187.5
375
(1)
ADC_CLK and DAC_CLK are derived from clocks on CLKINP and CLKINN (differential clock, a single-ended clock or two independent
single-ended clocks). See Clocking section for details. For Full-Duplex operation requiring two single-ended clocks, see section Full
Copyright 2011–2012, Texas Instruments Incorporated
DIGITAL INTERFACE
81
Product Folder Link(s): AFE7222 AFE7225
相關(guān)PDF資料
PDF描述
ECE-V1EA100NP CAP ALUM 10UF 25V 20% SMD
0210491116 CABLE JUMPER 1.25MM .305M 39POS
UPM1J270MED1TD CAP ALUM 27UF 63V 20% RADIAL
RNF-100-1-1/4-RD-SP HEAT SHRINK TUBING
RNF-100-1-1/4-BU-SP HEAT SHRINK TUBING
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AFE7222IRGC25 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32
AFE7222IRGCR 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32
AFE7222IRGCT 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-32
AFE7225 制造商:TI 制造商全稱:Texas Instruments 功能描述:Analog Front End Wideband Mixed-Signal Transceiver
AFE7225EVM 功能描述:射頻開發(fā)工具 AFE7225 Eval Mod RoHS:否 制造商:Taiyo Yuden 產(chǎn)品:Wireless Modules 類型:Wireless Audio 工具用于評(píng)估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V
主站蜘蛛池模板: 舟山市| 榆树市| 溆浦县| 太白县| 合阳县| 酉阳| 英山县| 开远市| 邹平县| 安多县| 碌曲县| 姜堰市| 贵阳市| 应城市| 梁河县| 华安县| 乐清市| 清镇市| 尉犁县| 祁阳县| 孟村| 茌平县| 界首市| 札达县| 临猗县| 肇源县| 新邵县| 康乐县| 紫云| 乌兰察布市| 天柱县| 内江市| 赤水市| 竹溪县| 竹山县| 桃园县| 恩平市| 讷河市| 德江县| 安泽县| 龙里县|