
Index
ARM DDI 0192A
Copyright ARM Limited 1997, 1998, 2000. All rights reserved.
Index-iii
Instruction register
Instruction set
ARM
Thumb
Instruction types
Internal coprocessor instructions
Interrupts
7-34
INTEST
public instruction
IRQ mode
2-7
definition
7-17
1-5
1-6
1-15
1-5
3-3
7-12
2-18
J
JTAG signals
JTAG state machine
A-7
7-10
L
Large page references
translating
Level 1
descriptor
fetch
Level 2
descriptor
Little endian
format
operation
Little endian.
See
memory format
Low registers
2-12
6-16
6-7
6-6
6-12
10-14
10-14
M
Memory access
use of the BWAIT pin
Memory format
big endian
description
little endian
description
Memory request signals
Miscellaneous signals
MMU
description
disabling
domains
effect of reset
enabling
faults
6-18
interaction with IDC and write
buffer
memory accesses
program accessible registers
TLB
6-2
Multi master operation
10-10
2-3
2-4
10-7, 10-8
A-12
6-2
6-27
6-2
6-3
3-6, 6-26
6-26
6-2
6-4
10-17
N
nWAIT pin
use of
10-10
O
Operating modes
Abort
mode
2-7
2-7
changing
FIQ
IRQ mode
Supervisor mode
System mode
Undefined mode
User mode
Operating state
ARM
reading
switching
to ARM
to THUMB
THUMB
2-7
2-7
2-7
2-7
2-7
2-7
2-2
2-14
2-2
2-2
2-2
2-2
P
Page table descriptor
bits
Program status registers
control bits
mode bit values
reserved bits
Programming watchpoints
Public instructions
BYPASS
CLAMP
CLAMPZ
EXTEST
HIGHZ
IDCODE
INTEST
RESTART
SAMPLE/PRELOAD
SCAN_N
6-8
2-13
2-14
2-14
8-11
7-12
7-13
7-14
7-15
7-12
7-14
7-13
7-12
7-15
7-15
7-12
R
Read-lock-write
Registers
ARM
10-13
3-4
2-8
interrupt modes
BYPASS
debug communications
2-9
7-16
channel
8-19
debug control
DBGACK
DBGRQ
INTDIS
debug status
device ID
fault address
fault status
instruction
MMU
register 0, ID register
register 1, control register
register 13, process identifier
register
changing FCSE PID
FCSE PID
register 2, translation table base
register
register 3, domain access control
register
register 4, reserved
register 5, fault status register
register 6, fault address register
register 7, cache operations
register
register 8, translation lookaside buffer
register
register 9-12, reserved
relationship between ARM and
Thumb
scan chain select
test data types
7-16
Thumb
2-10
watchpoint
8-4
programming and reading
Reset
action of processor on
RESTART public instruction
Return address calculations
8-13
8-13
8-14
8-15
7-16
6-19
6-19
7-17
6-4
3-4
3-5
3-10
3-11
3-11
3-7
3-7
3-8
3-8
3-9
3-9
3-9
3-10
2-11
7-17
8-5
2-23
7-15
7-33
S
SAMPLE/PRELOAD
public instruction
Scan and debug
signals used by ETM
Scan chain 0
Scan chain 1
Scan chain 15
Scan chain 2
Scan chain select register
Scan Chains
Scan interface timing
Scan limitations
SCAN_N
public instruction
Section descriptor
7-15
7-42
7-20
7-21
7-22
7-22
7-17
7-18
7-35
7-9
7-12
6-9