
register
47 Wed May 28 17:37:25 1997
Draft 1/21/97
L64007 MPEG-2, DVB, JSAT Transport Demultiplexer Technical Manual
4-47
PRE.4 for Rev. D
Copyright 1997 by LSI Logic Corporation. All rights reserved.
EAR_MSB
End Address Register 16 MSBs
[15:0]
The specied value determines the end address location
of the cyclic buffer for this PID.
4.10.3
Write Address
Register (WAR)
This read-only WAR represents the 16 MSBs of the 21-bit write address
pointer of the cyclic buffer for this PID. The 5 LSBs of this register are
specied in the ER. The address is in 8-bit resolution. The WAR value is
initialized with the same data when the SAR is written. During operation,
the value in the WAR is changed by the chip-internal MMU. When the
WAR value reaches the EAR value, it wraps around to the SAR value. In
case an error occurs in the section, the WAR value might roll back to the
LAR value.
WAR_MSB
Write Address Register 16 MSBs
[15:0]
The read value indicates the write address location of the
next word to be written into the cyclic buffer for this PID.
4.10.4Last
Address
Register (LAR)
(Group 0 Only)
This read-only LAR represents the 16 MSBs of the 21-bit last section
address pointer of the cyclic buffer for a PID in Group 0 only. The
address is in 8-bit resolution. The 5 LSBs of this register are specied in
the ER for the corresponding PID. The LAR value is initialized with the
15
0
EAR_MSB
EAR_MSB
End Address Location
0x0000
15
0x0001
31
0x0002
47
.
N
16*N + 15
.
0xFFFF
16*65535 + 15 = 1048575
15
0
WAR_MSB