
Draft 1/16/97
L64007 MPEG-2, DVB, JSAT Transport Demultiplexer Technical Manual
1-3
PRE.4 for Rev. D
Copyright 1997 by LSI Logic Corporation. All rights reserved.
Figure 1.1
Transport Stream
The external host processor can directly access and process data stored
in the external DRAM memory. The L64007 contains an on-chip cache
and DRAM controller, making it usable by external host processors that
do not have their own DRAM controller. The L64007 supports direct con-
nections to an external DMA controller, thus supporting fast DMA transfer
mode from the external DRAM to the host processor memory. If the
L64007 is used in conjunction with the L64002 MPEG2 audio/video
decoder, this DRAM also can be used to extend the L64002 audio/video
buffer to store audio and video data until requested by the L64002. This
allows for the support of PAL in systems incorporating both the L64002
and the L64007 using just 20 Mbits of system memory.
The L64007 MPEG-2 Transport Demultiplexer was designed for use with
upstream and downstream LSI Logic decoders. The L64007 input chan-
nel decoder interface allows the L64007 to connect seamlessly to LSI
Logic devices such as the L64704 Single-Chip Direct Broadcast Satellite
(DBS) Receiver. The audio/video output interface port allows seamless
connection to LSI Logic audio and video decoders, such as the L64002
and L64005 MPEG-2 decoders.
The L64007 features an AUX output port; this special-purpose 8-bit par-
allel port outputs only user-selected transport packets. The AUX port can
be used to record a program or other transmitted data on an external
storage device.
The L64007’s built-in clock recovery logic allows highly accurate locking
and tracking of a selected program time-base reference. The L64007
contains registers to extract Program Clock References (PCRs) and
counters to extract the local clock reference. This allows external proces-
sors to close the control loop for implementing the locking and tracking
on the program time base. In case of noise or jitter, the external CPU
can implement digital ltering. The L64007’s master clock is obtained
from an external VCxO device, which provides a clock reference cen-
tered at 27 MHz. The voltage control input of the VCxO is driven directly
from the L64007 through a simple RC network. The voltage control out-
put from the L64007 is a simple train of pulses coming from the chip-
programmable 16-bit Sigma Delta unit. The error between the PCR val-
Header
Payload
Header
Payload
Header
Payload
4 bytes
184 bytes