- 您現在的位置：買賣IC網 > PDF目錄382345 > MPC750 (Motorola, Inc.) Hall Effect Switch IC; Package/Case:3-SOT-23; Supply Voltage Max:24V; Current Rating:4mA; Leaded Process Compatible:Yes; Operate Point Max:90G; Operate Point Min:-90G; Operational Type:Latch; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes PDF資料下載
參數資料
| 型號： | MPC750 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Hall Effect Switch IC; Package/Case:3-SOT-23; Supply Voltage Max:24V; Current Rating:4mA; Leaded Process Compatible:Yes; Operate Point Max:90G; Operate Point Min:-90G; Operational Type:Latch; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes |
| 中文描述： | MPC750 RISC微處理器 |
| 文件頁數： | 29/31頁 |
| 文件大小： | 318K |
| 代理商： | MPC750 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁
MPC750 RISC Microprocessor Technical Summary
29
convert. Execution of most load/store instructions is also pipelined. The load/store unit has two
pipeline stages. The first stage is for effective address calculation and MMU translation and the
second stage is for accessing the data in the cache.
The complete pipeline stage maintains the correct architectural machine state and transfers
execution results from the rename registers to the GPRs and FPRs (and CTR and LR, for some
instructions) as instructions are retired. As with dispatching instructions from the instruction queue,
instructions are retired from the two bottom positions in the completion queue. If completion logic
detects an instruction causing an exception, all following instructions are cancelled, their execution
results in rename registers are discarded, and instructions are fetched from the appropriate
exception vector.
Because the PowerPC architecture can be applied to such a wide variety of implementations, instruction
timing varies among PowerPC processors.
2.7 Power Management
The MPC750 provides four power modes, selectable by setting the appropriate control bits in the MSR and
HID0 registers. The four power modes are as follows:
Full-power—This is the default power state of the MPC750. The MPC750 is fully powered and the
internal functional units are operating at the full processor clock speed. If the dynamic power
management mode is enabled, functional units that are idle will automatically enter a low-power
state without affecting performance, software execution, or external hardware.
Doze—All the functional units of the MPC750 are disabled except for the time base/decrementer
registers and the bus snooping logic. When the processor is in doze mode, an external asynchronous
interrupt, a system management interrupt, a decrementer exception, a hard or soft reset, or machine
check brings the MPC750 into the full-power state. The MPC750 in doze mode maintains the PLL
in a fully powered state and locked to the system external clock input (SYSCLK) so a transition to
the full-power state takes only a few processor clock cycles.
Nap—The nap mode further reduces power consumption by disabling bus snooping, leaving only
the time base register and the PLL in a powered state. The MPC750 returns to the full-power state
upon receipt of an external asynchronous interrupt, a system management interrupt, a decrementer
exception, a hard or soft reset, or a machine check input (MCP). A return to full-power state from
a nap state takes only a few processor clock cycles. When the processor is in nap mode, if QACK
is negated, the processor is put in doze mode to support snooping.
Sleep—Sleep mode minimizes power consumption by disabling all internal functional units, after
which external system logic may disable the PLL and SYSCLK. Returning the MPC750 to the full-
power state requires the enabling of the PLL and SYSCLK, followed by the assertion of an external
asynchronous interrupt, a system management interrupt, a hard or soft reset, or a machine check
input (MCP) signal after the time required to relock the PLL.
2.8 Thermal Management
The MPC750’s thermal assist unit (TAU) provides a way to control heat dissipation. This ability is
particularly useful in portable computers, which, due to power consumption and size limitations, cannot use
desktop cooling solutions such as fans. Therefore, better heat sink designs coupled with intelligent thermal
management is of critical importance for high performance portable systems.
Primarily, the thermal management system monitors and regulates the system’s operating temperature. For
example, if the temperature is about to exceed a set limit, the system can be made to slow down or even
suspend operations temporarily in order to lower the temperature.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MPC823 | Communication Processor Module |
| MPC823UM_REV1_16-CPM7 | 10 AMP SUBMINIATURE POWER RELAY |
| MPC9109 | LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP |
| MPC9229 | 400 MHz Low Voltage PECL Clock Synthesizer |
| MPC9230 | 800 MHz Low Voltage PECL Clock Synthesizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC75-103J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors |
| MPC75-103K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors |
| MPC75201J | 功能描述:厚膜電阻器 - 透孔 MPC7 200R 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數:50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk |
| MPC755 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC755BPX300LE | 功能描述:微處理器 - MPU 360PBGA RV2.8 HIP4DP RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發布緊急采購，3分鐘左右您將得到回復。