- 您現在的位置：買賣IC網 > PDF目錄382382 > PCF5083 (NXP Semiconductors N.V.) STEEL COVER PDF資料下載
參數資料
| 型號： | PCF5083 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | STEEL COVER |
| 中文描述： | GSM信號處理IC |
| 文件頁數： | 111/136頁 |
| 文件大小： | 602K |
| 代理商： | PCF5083 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁當前第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
1996 Oct 29
111
Philips Semiconductors
Objective specification
GSM signal processing IC
PCF5083
10.2
Interrupt Logic
The PCF5083 provides three active LOW interrupt lines:
FRAME_INT, COMB_INT and HIPR_INT for use with the
microcontroller. These interrupt lines are described in
Table 97.
Table 97
Interrupt lines
INTERRUPT
DESCRIPTION
FRAME_INT
This output generates an interrupt at the
beginning of every TDMA frame. The
interrupt is deactivated with an access to
register MODE0_REG.
This output combines three different
interrupts:
COMB_INT
HWCTRL_INT: indicates all interrupts
from the on/off monitor, MMI
power-down unit and the real time clock.
All these interrupt sources are encoded
in register HWCTRL_REG
IOM_INT: indicates all interrupts from
the IOM
-2 interface encoded in
registers IOMFLAG_REG and
IOMCTRL_REG. Enable flags for this
interrupt source are provided in register
IOMEN_REG.
SI_INT: indicates all interrupts from the
RF-IC bus interface and the RS232
interface encoded in register
SIINT_REG. Enable flags for this
interrupt source are provided in register
SIMASK_REG.
The register COMBINT_REG contains
an interrupt flag and an enable flag for
each of the three interrupts. The
interrupt flags are inactive if none of their
corresponding interrupt conditions is
active and enabled.
This outputs combines some high
priority interrupt sources derived from
the RF-IC bus trigger signals generated
from the timing generator, from the
TDMA frame interrupt and the host port
of the DSP core. The register
HIPRINT_REG holds flags for each
interrupt condition and the register
HIPRMASK_REG the corresponding
interrupt enable flags. For further details
refer to Section 10.1
HIPR_INT
11 RESET
The PCF5083 has three asynchronous, active LOW reset
inputs: RSTO, RSTC and RST.
RSTO resets the ON/OFF monitor. RSTC the real time
clock unit. For a proper reset, RSTO and RSTC have to be
asserted until the 32.768 kHz oscillator has stabilized.
RST controls all other parts of the PCF5083. RST is
connected to the system reset. For a proper reset, RST
has to be asserted for at least 62.5 ms.
After powering-up the PCF5083 all reset lines RSTO,
RSTC and RST must be asserted to achieve a defined
state of the IC.
The DSP core reset is driven via the general purpose
parallel port bit 0. After an external reset via RST, this port
pin is set to a logic 0. The DSP core is therefore set into
the reset state.
12 JTAG TEST INTERFACE
The PCF5083 JTAG interface is used to increase
testability at board level. The interface is implemented in
accordance with IEEE Std 1149.1-1990, IEEE Standard
Test Access Port and Boundary-Scan Architecture.
The interface signals are specified in Table 98 and the
operations supported by the interface are given in
Table 99.
Table 98
JTAG test interface signals
SIGNAL
DESCRIPTION
TRSTN
Test Reset, active LOW input. This signal
resets the internal TAP controller and the
state of the boundary-scan cells. It must be
pulled LOW during normal operation to
ensure that the boundary scan circuitry does
not influence the application logic.
Test Clock input.
Test Mode Select input. This signal controls
the internal state machine of the TAP
controller.
Test Data Input to shift in instructions and
data are applied to the boundary-scan
circuitry.
Test Data Out. While shifting in data at the
port TDI, data in also shifted out serially at
this pin. The instruction register and the data
registers are always connected between TDI
and TDO.
TCK
TMS
TDI
TDO
相關PDF資料 |
PDF描述 |
|---|---|
| PCF84C12A | 8-BIT MICROCONTROLLER |
| PCF84C12AP | 8-BIT MICROCONTROLLER |
| PCF84C12AT | 8-BIT MICROCONTROLLER |
| PCF84C21A | Telecom microcontrollers |
| PCF84C41A | Telecom microcontrollers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCF5083H/001/F2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC |
| PCF5083H/5V2/F3 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC |
| PCF5083H/F2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC |
| PCF51AC128ACFUE | 功能描述:32位微控制器 - MCU 32 Bit 128K FLASH 32K RAM CAN EN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數據總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數據 RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT |
| PCF51AC128ACLKE | 功能描述:32位微控制器 - MCU 32 Bit 128K FLASH 32K RAM CAN EN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數據總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數據 RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT |
發布緊急采購，3分鐘左右您將得到回復。