- 您現在的位置：買賣IC網 > PDF目錄382382 > PCF5083 (NXP Semiconductors N.V.) STEEL COVER PDF資料下載
參數資料
| 型號： | PCF5083 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | STEEL COVER |
| 中文描述： | GSM信號處理IC |
| 文件頁數： | 20/136頁 |
| 文件大?。?/td> | 602K |
| 代理商： | PCF5083 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
1996 Oct 29
20
Philips Semiconductors
Objective specification
GSM signal processing IC
PCF5083
8.2.3
OFF T
IMER AND
W
ATCHDOG
T
IMER
The hardware switch-off and Watchdog Timer are used to
power-down the mobile if the System Controller has lost
control for more than 8 seconds.
8.2.3.1
Watchdog Timer
After the reset signal RST is deactivated, the Watchdog
Timer starts to count. If the timer expires after 8 seconds,
the POWON output is set LOW. To prevent this occurring,
the System Controller must restart the timer periodically,
reading register HWCTRL_REG within 8 seconds after the
previous read operation. The Watchdog function is
enabled if DSPEN = TIMEN = LOW. The configuration
DSPEN = TIMEN = HIGH disables the Watchdog Timer.
All other settings are for debugging purposes.
8.2.3.2
OFF Timer
After the switch-off request (HWCTRL_INT activated via
LOWVOLT or ONKEY conditions), the OFF-Timer starts to
count. If the timer expires after 8 seconds, or if the System
Controller sets HWCTRL_REG[SWOFF] to a logic 1, the
POWON output is set LOW. The OFF-Timer cannot be
restarted with a read access to register HWCTRL_REG.
For some special purposes, e.g. if the battery charging
control is handled from the System Controller, the
OFF-Timer can be stopped after it was activated from
ONKEY or LOWVOLT. It then resumes its watchdog
function. The OFF-Timer is stopped with a write access to
register STOP_REG. The data value written to this register
has to be A5H. Other data values do not stop the
OFF-Timer.
It should be noted that:
The OFF/Watchdog Timer is not restarted after a stop
operation
If either the ONKEY or LOWVOLT line stays active after
a stop operation, it is again recognized after its 1 second
switch-off time-out or 62.5 ms debouncing period,
respectively.
8.3
Timing Generator
The Timing Generator provides TDMA timing and
power-down signals for the RF transmitter, RF receiver,
synthesizer and baseband interface IC.
The Timing Generator has three modes of operation to
control the mobile:
1.
Normal mode:
in this mode the mobile is fully active.
All ICs receive their operating voltage, the power
consumption is reduced by switching the ICs on and
off with their power-down inputs.
2.
Sleep or Idle mode:
in this mode the mobile is
switched on, but no call is active. The mobile will be
fully activated if a mobile originated call is requested
via the keyboard. Otherwise parts of the mobile are
activated from time to time to monitor incoming calls.
Outside these intervals all ICs can be switched off
under control of the PCF5083. In this mode the main
13 MHz clock is switched off. To maintain TDMA
timing alignment, the PCF5083 is running temporarily
on a slower clock frequency.
3.
Reduced Sleep mode:
this mode is equal to the
Sleep mode, except that the TDMA timing alignment is
maintained by the main 13 MHz clock.
In this chapter the following definitions are used:
1 bit (Bit) = 48
×
s = 3.692
μ
s (
TDMA
frame)
1 quarterbit (QB) =
1
4
Bit = 0.923
μ
s (
TDMA
frame)
1 timeslot (TS) = 625 QB = 0.576 ms (
1
8
TDMA frame)
1 Burst = 1 TS
The term frame refers to a TDMA frame throughout this
section unless otherwise stated.
The Timing Generator consists of:
The quarterbit counter (QBC) counting 5000 quarterbit
steps in one TDMA frame and running on 1.0833 MHz.
This clock is switched off during Sleep mode.
The Timing Generator (TG) with output polarity and
mask registers.
The sleep quarterbit counter (SQBC).
The Sleep mode timing generator.
13000000
1250
-----1
5000
-----1
相關PDF資料 |
PDF描述 |
|---|---|
| PCF84C12A | 8-BIT MICROCONTROLLER |
| PCF84C12AP | 8-BIT MICROCONTROLLER |
| PCF84C12AT | 8-BIT MICROCONTROLLER |
| PCF84C21A | Telecom microcontrollers |
| PCF84C41A | Telecom microcontrollers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCF5083H/001/F2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC |
| PCF5083H/5V2/F3 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC |
| PCF5083H/F2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC |
| PCF51AC128ACFUE | 功能描述:32位微控制器 - MCU 32 Bit 128K FLASH 32K RAM CAN EN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數據總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數據 RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT |
| PCF51AC128ACLKE | 功能描述:32位微控制器 - MCU 32 Bit 128K FLASH 32K RAM CAN EN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數據總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數據 RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT |
發布緊急采購，3分鐘左右您將得到回復。