
AD9854 PRELIMINARY TECHNICAL DATA
_____________________________________________________________________________________________________
As with the ramped FSK mode, a non-linear chirp is
created by constructing the progression in a piece-wise
fashion.
Chirp operation of the AD9854 is less automated than
the ramped FSK mode particularly regarding the
destination frequency, which is not actually specified in
the programming registers. It is incumbent upon the
user to know when the destination frequency has been
achieved. The value of the 48-bit Delta Frequency
Word(s) and the 20-bit Ramp Rate Clock value(s) are
all that are needed to calculate when the destination
frequency will occur. It is up to the user to determine
what occurs when the destination frequency is reached.
Here are a few of the choices:
7/16/99 REV.PRA
15
a)
Stop and hold at the destination frequency using
the HOLD pin, Pin29, or by loading zero into the
Frequency Accumulator register of ACC 1. Either
method will work.
b)
Stop, hold and then ramp-down the output
amplitude using the digital multiplier stages and
the Shaped Keying pin, Pin30, or via program
register control (address’s 21 – 24 hex).
c)
Stop and abruptly terminate the transmission using
the CLR ACC 2 bit.
d)
Continue chirp by reversing direction and returning
to the same or another destination frequency in a
linear or user-directed manner. If this involves
going down in frequency then a negative 48-bit
Delta Frequency Word (the MSB is set to “1”)
must be loaded into registers 10 – 15 hex. Any
decreasing frequency step of the Delta Frequency
Word requires the MSB to be set to logic high.
e)
Continue chirp by immediately returning to the F1
beginning frequency in a saw tooth fashion and
repeat the previous chirp process again. This is
where CLR ACC1 control bit is used. An
automatic chirp can be setup using the 32 bit
Update Clock to issue CLR ACC1 commands at
precise time intervals.
The figure below shows how the various chirp
registers, accumulators, etc. are connected.
I/O Port Buffers
– 100 MHz, 8-bit parallel or 10
MHz serial loading, SPI compatible. The programming
mode is selected externally via the serial/parallel (S/P
Select) pin. I/O Buffers can be written to, or read from,
according to the signals supplied to the Read
(RDB)and Write pins (WRB) and the 6-bit address
(A0 – A5) in the parallel mode or to CSB, SCLK and
SDIO pins in the Serial mode. Data in the I/O Port
Buffers is stored until overwritten by changes in
program instructions supplied by the user or until
power is removed. An I/O Update clocks-in the data
from the I/O Buffers to the DDS Programming
Registers where it is executed.
AM
– amplitude modulation of the I & Q DACs is
possible using the I/O port to control 12-bit digital
multiplier stages that precede the DACs. The
multipliers can also be used to set the DAC outputs
48-Bit Delta-
Frequency
Word
Accu 1
Accu 2