欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9898KCPRL-20
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: TVPS00RF-21-41S W/ PC CON
中文描述: SPECIALTY CONSUMER CIRCUIT, QCC48
封裝: MO-220-VKKD-2, LFCSP-48
文件頁數: 18/52頁
文件大小: 557K
代理商: AD9898KCPRL-20
REV. 0
–18–
AD9898
VD SYNCHRONOUS AND ASYNCHRONOUS REGISTER
OPERATION
There are two types of control registers, VD synchronous and
VD asynchronous, as indicated in the address column of Table I.
Register writes to synchronous and asynchronous type registers
operate differently, as described below. Writes to system, Mode_A,
and Mode_B registers occur asynchronously.
Asynchronous Register Operation
For VD asynchronous register writes, SDATA data is stored
directly into the serial register at the rising edge of SL. As a
result, register operation begins immediately after the rising
edge of SL.
VD Synchronous Register Operation
For VD synchronous type registers, SDATA data is temporarily
stored in a buffer register at the rising edge of SL. This data is
held in the buffer register until the next falling edge of VD is
applied. Once the next falling edge of VD occurs, the buffered
SDATA data is loaded into the serial register and the register
operation begins (see Figure 9).
All control registers at the following addresses are VD Synchro-
nous type registers—Addr: 0x0A, 0x0B, 0x0C, 0x0D, and 0x0E
(see Table I).
VD
HD
CLI
OPERATION OF VD SYNCHRONOUS TYPE
REGISTER WRITES BEGIN AT THE NEXT VD
FALLING EDGE.
PROGRAMMING OF VD SYNCHRONOUS
TYPE REGISTERS MUST BE COMPLETED
AT LEAST 4 CLI CYCLES BEFORE THE
FALLING EDGE OF VD.
Figure 9. VD Synchronous Type Register Writes
SDATA
SCK
SL
A
A
A
A
A
A
A
A
N
N
N
N
N
N
N
N
D
D
D
D
D
D
D
D
D
D
8-BIT
ADDRESS
NUMBER OF 32-BIT
DATA WRITES (N)
D
D
D
D
D
D
D
DATA 2 [31:0]
D
D
D
D
DATA N [31:0]
DATA 1 [31:0]
NUMBER WRITES N [23:0]
ADDRESS [7:0]
DATA 2 [31:0]
DATA N [31:0]
1
1
1
2
DATA 1 [31:0]
1. ALL SL PULSES ARE IGNORED UNTIL THE LSB OF THE LAST DATA N WORD IS CLOCKED IN.
2. VALID SL PULSE. SL MUST BE ASSERTED HIGH WHEN ALL SDI DATA TRANSMISSIONS HAVE BEEN FINISHED.
Figure 8. System and Mode Register Writes
相關PDF資料
PDF描述
AD9901 Ultrahigh Speed Phase/Frequency Discriminator
AD9901KP Ultrahigh Speed Phase/Frequency Discriminator
AD9901KQ TVS Diode; Diode Type:Bidirectional TVS; Stand-Off Voltage, VRWM:30V; Breakdown Voltage, Vbr:33.3V; Package/Case:DO-214AB; Leaded Process Compatible:Yes; No. of Lines Protected Max:1; Peak Pulse Power PPK @ 10x1000uS:1500W RoHS Compliant: Yes
AD9910 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
AD9910_07 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
相關代理商/技術參數
參數描述
AD9899ARS-2 制造商:Analog Devices 功能描述:
AD9901 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator
AD9901KP 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:IC VHF PHCOMP AD9901 IC - Bulk 制造商:Analog Devices 功能描述:IC DISCRIMINATOR
AD9901KP-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC T/R 制造商:Rochester Electronics LLC 功能描述:PHASE FREQ COMPARATOR IC - Tape and Reel
AD9901KPZ 功能描述:IC PHS/FREQ DISCRIMINATOR 20PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
主站蜘蛛池模板: 都昌县| 江都市| 成安县| 德江县| 仲巴县| 交口县| 修武县| 荃湾区| 徐汇区| 灵川县| 夹江县| 南华县| 郁南县| 大埔县| 武汉市| 将乐县| 十堰市| 贡嘎县| 闵行区| 嘉荫县| 信宜市| 永顺县| 福州市| 宁都县| 黎川县| 东至县| 乌兰浩特市| 闵行区| 改则县| 西昌市| 洞口县| 阜阳市| 寿光市| 渭源县| 宜都市| 南溪县| 深水埗区| 杭锦旗| 五河县| 方城县| 丽江市|