- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9898KCPRL-20 (ANALOG DEVICES INC) TVPS00RF-21-41S W/ PC CON PDF資料下載
參數資料
| 型號： | AD9898KCPRL-20 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | TVPS00RF-21-41S W/ PC CON |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC48 |
| 封裝： | MO-220-VKKD-2, LFCSP-48 |
| 文件頁數： | 37/52頁 |
| 文件大小： | 557K |
| 代理商： | AD9898KCPRL-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
REV. 0
AD9898
–37–
Table XXI. SUBCK Registers
Bit
Width
Reference
Counter
Register Name
Register Type
Range
Description
SUBCKNUM
SUBCKSUPPRESS
11
1
Control (Addr 0x0B)
Control (Addr 0x01)
0–2047 Pulses
0–1 Pulse
Number of SUBCK Pulses per Field
Suppress First SUBCK after Last VSG
Line Pulse
SUBCK Output Enable Control
(0 = Disable, 1 = Enable)
High Speed Shutter Mode Operation
High Speed Shutter SUBCLK
Position/Number
SUBCLK1 First Toggle Position
SUBCLK1 Second Toggle Position
SUBCLK2 First Toggle Position
SUBCLK2 Second Toggle Position
(0 = SUBCK1, 1 = SUBCK2)
SUBCK_EN
1
Control (Addr 0x0B)
SUBCKMODE_HP
SUBCKNUM_HP
1
3
Control (Addr 0x01)
Control (Addr 0x0B)
0–7 Pulses
SUBCK1TOG1
SUBCK1TOG2
SUBCK2TOG1
SUBCK2TOG2
SUBCKSEL
9
9
9
9
1
System_Reg(14)
System_Reg(14)
System_Reg(15)
System_Reg(15)
Mode_Reg(2)
OL-Counter
OL-Counter
OL-Counter
OL-Counter
0–511 Pixel Location
0–511 Pixel Location
0–511 Pixel Location
0–511 Pixel Location
ELECTRONIC SHUTTER TIMING CONTROL
CCD image exposure time is controlled through the use of the
CCD substrate clock signal (SUBCK), which pulses the CCD
substrate to clear out accumulated charge prior to the exposure
period. The AD9898 supports three types of electronic shutter-
ing: normal shutter mode, suppression shutter mode, and high
speed shutter mode. Table XXI contains the registers required
for programming SUBCK pulses for each of these modes.
Normal Shutter Mode
Figure 37 shows the VD and SUBCK output for normal shutter
mode. The SUBCK will pulse once per line. The number of
SUBCK pulses per field can be programmed by setting register
SUBCKNUM (Addr 0x0B). As shown in Figure 37, the SUBCK
pulses will always begin on the line after the sensor gate occurs,
specified by VSGACTLINE (Mode_Reg(1)).
SUBCK Suppression Mode
Normally the SUBCKs will begin to pulse on the line following
the last sensor gate line (VSG). With some CCDs, the first
SUBCK following the VSG line needs to be suppressed. The
SUBCKSUPPRESS register allows for this suppression. The
first SUBCK following the last VSG pulse is suppressed when
SUBCKSUPPRESS = 1, as shown in Figure 38.
High Precision Shutter Mode
The high speed shutter mode can be operated in two differ-
ent modes, single pulse and multiple pulse. These modes are
set up by programming the SUBCKNUM_HP register and
SUBCKMODE_HP register, as described in Table XXII and
shown in Figures 40 and 41.
Single Pulse Mode
In addition to the normal operating SUBCK pulse, one addi-
tional SUBCK pulse can be applied within the HD line while
operating in this mode. As shown in Figure 37, the location
of the additional SUBCK pulse is adjusted by setting the
SUBCKNUM_HP register as described in Table XXII. Finer
resolution of the exposure time is possible using this mode by
adding a SUBCK pulse in the line, as shown in Figure 40.
Multiple Pulse Mode
In addition to the normal operating SUBCK pulse, up to seven
sequential SUBCK pulses can be applied within the same line
while operating in this mode. As shown in Figure 41, the
number of additional SUBCK pulses is selectable by setting
SUBCKMODE_HP = 1 and the SUBCKNUM_HP registers
as described in Table XXII.
Table XXII. Single and Multiple Pulse Mode
SUBCKMODE_HP
0
1
Single Pulse
Mode
Multiple Pulse
Mode
SUBCKNUM_HP
0
Normal Shutter
Mode Operation
Normal Shutter
Mode Operation
1
Position No. 1
1 Additional Pulse
2
Position No. 2
2 Additional Pulses
3
Position No. 3
3 Additional Pulses
4
Position No. 4
4 Additional Pulses
5
Position No. 5
5 Additional Pulses
6
Position No. 6
6 Additional Pulses
7
Position No. 7
7 Additional Pulses
相關PDF資料 |
PDF描述 |
|---|---|
| AD9901 | Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KP | Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KQ | TVS Diode; Diode Type:Bidirectional TVS; Stand-Off Voltage, VRWM:30V; Breakdown Voltage, Vbr:33.3V; Package/Case:DO-214AB; Leaded Process Compatible:Yes; No. of Lines Protected Max:1; Peak Pulse Power PPK @ 10x1000uS:1500W RoHS Compliant: Yes |
| AD9910 | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
| AD9910_07 | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9899ARS-2 | 制造商:Analog Devices 功能描述: |
| AD9901 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:IC VHF PHCOMP AD9901 IC - Bulk 制造商:Analog Devices 功能描述:IC DISCRIMINATOR |
| AD9901KP-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC T/R 制造商:Rochester Electronics LLC 功能描述:PHASE FREQ COMPARATOR IC - Tape and Reel |
| AD9901KPZ | 功能描述:IC PHS/FREQ DISCRIMINATOR 20PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
發布緊急采購，3分鐘左右您將得到回復。