欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9898KCPRL-20
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: TVPS00RF-21-41S W/ PC CON
中文描述: SPECIALTY CONSUMER CIRCUIT, QCC48
封裝: MO-220-VKKD-2, LFCSP-48
文件頁數: 24/52頁
文件大小: 557K
代理商: AD9898KCPRL-20
REV. 0
–24–
AD9898
HORIZONTAL AND VERTICAL SYNCHRONOUS TIMING
The HD and VD output pulses are programmable using the
registers listed in Table XI. The HD output is asserted low at
the start of the horizontal line shift. The VD output is asserted
low at the start of each line. As shown in Figure 18, the 11-bit
VD counter is used to count the number of lines set by the
VDLEN register. The 12-bit HD counter is used to count the
number of pixels in each line set by the HDLEN register. For
example, if the CCD array size is 2000 lines by 2100 pixels per
line, VDLEN = 2000 and HDLEN = 0xC28. The HLEN regis-
ter sets the HL counter that is used as a reference for the rising
edge of the HD pulse.
Table XI. HD and VD Registers
Register
Name
Bit
Width
Reference
Counter
Register Type
Range
Description
HDLEN
HLEN
HDRISE
HDLASTLEN
*
VDLEN
VDRISE
12
10
10
12
11
4
Sys_Reg(12)
Sys_Reg(12)
Sys_Reg(16)
Mode_Reg(1)
Mode_Reg(1)
Sys_Reg(16)
0–4095 Pixels
0–1023 Pixels
0–1023 Pixels
0–4095 Pixels
0–2047 Lines
0–15 Lines
12-Bit Gray Code Counter Value
10-Bit HL Counter Value
HD Rise Position
HD Last Line Length
VD Counter Value
VD Rise Position
HL
HD
VD
*
Register value must be a gray code number. (See Gray Code Registers section.)
001
000
002
N 2048
HDLASTLEN
SETUP
HDLEN
HLEN
11-BIT
VD COUNTER
12-BIT
GRAY COUNTER
+ SETUP
10-BIT
HL COUNTER
VD
HD
LINE LENGTH =
HDLEN + 4
1. THE SETUP DELAY IS 4 CLI CYCLES. THE ACTUAL LENGTH OF ONE LINE IS 4
MORE CYCLES THAN THE VALUE SET IN HDLEN AND HDLASTLEN DUE TO SETUP DELAY.
2. VDRISE REFERENCES THE 11-BIT VD COUNTER.
3. HDRISE REFERENCES THE 10-BIT HL COUNTER.
PROGRAMMABLE CLOCK POSITIONS
1. HDRISE (SYS_REG(16))
2. VDRISE (SYS_REG(16))
VDLEN
2
1
Figure 18. VD and HD Horizontal Timing
Special Note about the HDLEN Register
The 12-bit HD counter value must be programmed using a gray
code number. There is also a 4-clock cycle setup period that
must be considered when determining the HDLEN register
value, as shown in Figure 18. As a result of the 4-clock cycle
setup period, the value of HDLEN is always equal to the actual
number of pixels per line minus four. For example, if there are
2100 pixels per line, HDLEN equals (2100 – 4) = 2096. The
gray code value of 2096 is 0xC28, which is what would be pro-
grammed in the HDLEN register.
相關PDF資料
PDF描述
AD9901 Ultrahigh Speed Phase/Frequency Discriminator
AD9901KP Ultrahigh Speed Phase/Frequency Discriminator
AD9901KQ TVS Diode; Diode Type:Bidirectional TVS; Stand-Off Voltage, VRWM:30V; Breakdown Voltage, Vbr:33.3V; Package/Case:DO-214AB; Leaded Process Compatible:Yes; No. of Lines Protected Max:1; Peak Pulse Power PPK @ 10x1000uS:1500W RoHS Compliant: Yes
AD9910 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
AD9910_07 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
相關代理商/技術參數
參數描述
AD9899ARS-2 制造商:Analog Devices 功能描述:
AD9901 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator
AD9901KP 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:IC VHF PHCOMP AD9901 IC - Bulk 制造商:Analog Devices 功能描述:IC DISCRIMINATOR
AD9901KP-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC T/R 制造商:Rochester Electronics LLC 功能描述:PHASE FREQ COMPARATOR IC - Tape and Reel
AD9901KPZ 功能描述:IC PHS/FREQ DISCRIMINATOR 20PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
主站蜘蛛池模板: 永康市| 洛宁县| 淮安市| 鄂尔多斯市| 凤凰县| 田阳县| 吴川市| 砚山县| 巴南区| 烟台市| 巨鹿县| 庄浪县| 碌曲县| 安仁县| 平谷区| 内江市| 文安县| 东山县| 余庆县| 塘沽区| 灌南县| 舞钢市| 荥经县| 姚安县| 杭锦旗| 开原市| 即墨市| 大余县| 广德县| 奉新县| 阳谷县| 日照市| 公安县| 德安县| 广德县| 康乐县| 汤阴县| 藁城市| 丰城市| 裕民县| 淅川县|