欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD9898KCPRL-20
廠商: ANALOG DEVICES INC
元件分類: 消費(fèi)家電
英文描述: TVPS00RF-21-41S W/ PC CON
中文描述: SPECIALTY CONSUMER CIRCUIT, QCC48
封裝: MO-220-VKKD-2, LFCSP-48
文件頁數(shù): 46/52頁
文件大小: 557K
代理商: AD9898KCPRL-20
REV. 0
–46–
AD9898
1
2
4
5
6
7
ODD FIELD
EVEN FIELD
1H
t
DELAY3
t
SETTLING4
t
PWR
H1, V1, V2, V3, VSG1, VSG2, VSUB, SUBCK, FD
VDD
(INPUT)
VD
(OUTPUT)
DIGITAL
OUTPUTS
CLI
(INPUT)
HD
(OUTPUT)
SERIAL
WRITES
OUTCONT
1
(INTERNAL
SIGNAL)
NOTES
1
OUTCONT IS AN INTERNAL SIGNAL CONTROLLED USING REGISTER OUTCONT_REG (ADDR 0x05).
2
DCLK2 WILL BE OUTPUT ON FD/DLCK2, PIN 16, PROVIDING REGISTER DCLK2SEL (ADDR 0xD5) = 1.
3
IT TAKES 11 CLI CLOCKS FROM WHEN OUTCONT GOES HIGH UNTIL VD, HD, AND DIGITAL OUTPUT DATAIS VALID.
4
THERE IS 500 s SETTLING TIME FROM WHEN THE DIGSTBY REGISTER IS SET TO WHEN THE DLCK1 IS STABLE.
1V
H2, RG, MSHUT, STROBE
DCLK1
(OUTPUT)
DCLK2
2
(OUTPUT)
ODD FIELD
8
9
10
Figure 51. Recommended Power-Up Sequence and Synchronization, Master Mode
POWER-UP
Recommended Power-Up Sequence for Master Mode
When the AD9898 is powered up, the following sequence is
recommended. (Refer to Figure 51 for each step.)
1. Turn on power supplies for AD9898.
2. Apply the CLI master clock input. CLI will be output on
DCLK2 (Pin 16) at this time.
3. Reset the internal AD9898 registers. Write a 0x000000 to
the SW_RESET register (Addr 0x00). This will set all
internal register values to their default values. (This step is
optional because an internal power-on reset circuit is
applied at power-up.)
4. Program the DIGSTBY and AFESTBY registers
(Addr 0x05) = 1, and program all other necessary control
registers.
5. Program system registers (Addr 0x14).
6. Program Mode_A registers (Addr 0x15).
7. Program Mode_B registers (Addr 0x16).
8. Program OUTCONT_REG register (addr 0x05) = 1.
(The internal OUTCONT signal will be asserted high at
this time and will enable the digital outputs.)
9. Program control register MODE (Addr 0x0A) = 0. This
selects Mode_A operation. (This step is optional because
the AD9898 defaults to Mode_A at initial power-up.)
10.
Program control register MODE (Addr 0x0A) = 1. This
selects Mode_B operation. Complete this write at least
four CLI cycles before start of the next field.
相關(guān)PDF資料
PDF描述
AD9901 Ultrahigh Speed Phase/Frequency Discriminator
AD9901KP Ultrahigh Speed Phase/Frequency Discriminator
AD9901KQ TVS Diode; Diode Type:Bidirectional TVS; Stand-Off Voltage, VRWM:30V; Breakdown Voltage, Vbr:33.3V; Package/Case:DO-214AB; Leaded Process Compatible:Yes; No. of Lines Protected Max:1; Peak Pulse Power PPK @ 10x1000uS:1500W RoHS Compliant: Yes
AD9910 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
AD9910_07 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9899ARS-2 制造商:Analog Devices 功能描述:
AD9901 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator
AD9901KP 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:IC VHF PHCOMP AD9901 IC - Bulk 制造商:Analog Devices 功能描述:IC DISCRIMINATOR
AD9901KP-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC T/R 制造商:Rochester Electronics LLC 功能描述:PHASE FREQ COMPARATOR IC - Tape and Reel
AD9901KPZ 功能描述:IC PHS/FREQ DISCRIMINATOR 20PLCC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
主站蜘蛛池模板: 合山市| 手游| 浦北县| 馆陶县| 陇川县| 长沙县| 土默特左旗| 湘潭市| 蒙阴县| 阳高县| 金寨县| 汾阳市| 略阳县| 永福县| 泰州市| 镇巴县| 木兰县| 航空| 扶沟县| 隆尧县| 公安县| 阿坝县| 望城县| 峨眉山市| 虹口区| 高要市| 温泉县| 抚州市| 高州市| 镶黄旗| 满城县| 化德县| 庆阳市| 双辽市| 苏尼特右旗| 西青区| 丁青县| 聂荣县| 原阳县| 贺州市| 全南县|