- 您現在的位置：買賣IC網 > PDF目錄373971 > AD9929 (Analog Devices, Inc.) CCD Signal Processor with Precision Timing Generator PDF資料下載
參數資料
| 型號： | AD9929 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CCD Signal Processor with Precision Timing Generator |
| 中文描述： | CCD信號處理器精確時序發生器 |
| 文件頁數： | 20/64頁 |
| 文件大小： | 558K |
| 代理商： | AD9929 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD9929
SERIAL INTERFACE TIMING
All of the internal registers of the AD9929 are accessed through
a 3-wire serial interface. The 3-wire interface consists of a clock
(SCK), serial load (SL), and serial data (SDATA).
Rev. A | Page 20 of 64
The AD9929 has three different register types that are confi-
gured by the 3-wire serial interface. As described in Table 13,
the three register types are control registers, system registers,
and mode registers.
Table 13. Types of Serial Interface Registers
Register Address Number of Registers
0x00 to
0xD6
Addresses Are Used. See Table 8.
Seventeen 32-Bit System Registers at
Address 0x14. See Table 9.
Eight 32-bit Mode_A Registers at Address
0x15. See Table 10.
Eight 32-Bit Mode_B Registers at Address
0x16. See Table 11.
Registers
Control
24-Bit Registers at Each Address. Not All
System
0x14
Mode_A
0x15
Mode_B
0x16
Control Register Serial Interface
The control register 3-wire interface timing requirements are
shown in Figure 10. Control data must be written into the
device one address at a time due to the noncontiguous address
spacing for the control registers. This requires writing 8 bits of
address data followed by 24 bits of configuration data between
each active low period of SL for each address. The SL signal
must be kept high for at least one full SCK cycle between
successive writes to control registers.
System Register Serial Interface
There are seventeen 32-bit system registers that are accessed
sequentially at Address 0x14, beginning with Sys_Reg [0]. When
writing to the system registers, SDATA contains the 8-bit
Address 0x14, followed by Number Writes N [23:0], followed by
the Sys_Reg [31:0] data, as shown in Figure 5. The system
register map is listed in Table 9.
The value of the Number Writes N [23:0] word determines one
of two options when writing to the system registers. If Number
Writes N[23:0] = 0x000000, the device enters a mode where it
expects all 17 Sys_Reg [31:0] data-words to be clocked in before
SL is asserted high. If the Number Writes N [23:0] is decoded as
some number N other than 0x000000, then the device expects
N number of registers to be programmed, where N equals the
value of Number Writes N [23:0]. For example: if Number
Writes N[23:0] = 0x000004, the device would expect data to be
provided for Sys_Reg [3:0]. In all cases, the system registers are
written beginning with Sys_Reg [0], regardless of the value of
Number Writes N [23:0]. Note that SL can be brought high or
low during access to system registers, as shown in Figure 11.
Mode_A and Mode_B Register Serial Interface
There are eight 32-bit Mode_A and eight 32-bit Mode_B
registers that get accessed sequentially at Address 0x15 and
Address 0x16, respectively. Mode_A and Mode_B registers are
written to in exactly the same way as the system registers, as
explained previously. The mode registers are listed in Table 10
and Table 11.
To change operation between Mode_A and Mode_B, set the
1-bit mode register (Address 0x0A). The desired Mode_A
(Address 0x15) or Mode_B (Address 0x16) data must be
programmed into the Mode_A or Mode_B registers before
changing the mode bit.
SDATA
SCK
SL
A5
A6
D22
D21
D3
D2
D1
t
DS
t
DH
t
LS
t
LH
NOTES
1. SDATA BITS ARE INTERNALLY LATCHED ON THE RISING EDGES OF SCK.
2. SYSTEM UPDATE OF LOADED REGISTERS OCCURS ON SL RISING EDGE.
3. THIS TIMING PATTERN MUST BE WRITTEN FOR EACH REGISTER WRITE WITH SL REMAINING HIGH FOR AT
LEAST ONE FULL SCK PERIOD BEFORE ASSERTING SL LOW AGAIN FOR THE NEXT REGISTER WRITE.
A7
A4
A3
A2
A1
A0
D23
....
....
D0
1
2
3
4
5
6
7
8
9
10
11
29
30
31
32
0
Figure 10. 3-Wire Serial Interface Timing for Control Registers
相關PDF資料 |
PDF描述 |
|---|---|
| AD9937 | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937KCP | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937KCPRL | TVPS00RF-25-35PB W/ PC CONTACT |
| AD9942 | Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core |
| AD9942BBCZ | Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9929BBCZ | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 64-Pin CSP-BGA 制造商:Analog Devices 功能描述:IC 12-BIT SIGNAL PROCESSOR |
| AD9929BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9937 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937BCPZ-24 | 制造商:Analog Devices 功能描述: |
| AD9937BCPZ-27 | 功能描述:IC CCD SIGNAL PROC/GEN 制造商:analog devices inc. 系列:* 零件狀態:上次購買時間 標準包裝:1 |
發布緊急采購，3分鐘左右您將得到回復。