- 您現在的位置：買賣IC網 > PDF目錄373971 > AD9929 (Analog Devices, Inc.) CCD Signal Processor with Precision Timing Generator PDF資料下載
參數資料
| 型號： | AD9929 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CCD Signal Processor with Precision Timing Generator |
| 中文描述： | CCD信號處理器精確時序發生器 |
| 文件頁數： | 22/64頁 |
| 文件大小： | 558K |
| 代理商： | AD9929 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD9929
ANALOG FRONT END DESCRIPTION AND
OPERATION
The AD9929 AFE signal processing chain is shown in Figure 13.
Each processing step is essential in achieving a high quality
image from the raw CCD pixel data. Registers for the AD9929
AFE section are listed in Table 14.
Table 14. AFE Registers
Register
Name
Width
Register Type
VGAGAIN
10
Control (Address 0x0E)
Rev. A | Page 22 of 64
Bit
Description
VGA Gain
Black Clamp
Level
AFE Standby
REFBLACK
6
Control (Address 0x04)
AFESTBY
1
Control (Address 0x05)
DC Restore
To reduce the large dc offset of the CCD output signal, a dc-
restore circuit is used with an external 0.1 μF series coupling
capacitor. This restores the dc level of the CCD signal to
approximately 1.5 V, to be compatible with the 3 V analog
supply of the AD9929.
Correlated Double Sampler
The CDS circuit samples each CCD pixel twice to extract the
video information and reject low frequency noise. The timing
shown in Figure 16 illustrates how the two internally generated
CDS clocks, SHP and SHD, are used to sample the reference and
data levels, respectively, of the CCD signal. The placement of the
SHP and SHD sampling edges is determined by the setting of
the SHPLOC (Address 0x02) and SHDLOC (Address 0x02)
registers. Placement of these two clock edges is critical in
achieving the best performance from the CCD.
6dB TO 40dB
CCDIN
DIGITAL
FILTER
CLPOB
DC RESTORE
OPTICAL BLACK
CLAMP
ADC
VGA
8-BIT
DAC
CLAMP LEVEL
REGISTER
VGA GAIN
REGISTER
10
CDS
INTERNAL
V
REF
2V FULL
SCALE
12
PRECISION
TIMING
GENERATION
V-H
TIMING
GENERATION
SHPSHD
1.5V
OUTPUT
DATA
LATCH
REFT
REFB
DOUT
PHASE
SHP
SHD
DOUT
PHASE
CLPOB
1.0V
2.0V
DOUT
8
1.0
μ
F
1.0
μ
F
0.1
μ
F
0
Figure 13. AFE Block Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| AD9937 | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937KCP | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937KCPRL | TVPS00RF-25-35PB W/ PC CONTACT |
| AD9942 | Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core |
| AD9942BBCZ | Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9929BBCZ | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 64-Pin CSP-BGA 制造商:Analog Devices 功能描述:IC 12-BIT SIGNAL PROCESSOR |
| AD9929BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9937 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937BCPZ-24 | 制造商:Analog Devices 功能描述: |
| AD9937BCPZ-27 | 功能描述:IC CCD SIGNAL PROC/GEN 制造商:analog devices inc. 系列:* 零件狀態:上次購買時間 標準包裝:1 |
發布緊急采購，3分鐘左右您將得到回復。