- 您現在的位置：買賣IC網 > PDF目錄367493 > L84225 L84225 100BaseTX/FX/10BaseT Physical Layer Device technical manual 4/02 PDF資料下載
參數資料
| 型號： | L84225 |
| 英文描述： | L84225 100BaseTX/FX/10BaseT Physical Layer Device technical manual 4/02 |
| 中文描述： | L84225 100BaseTX/FX/10BaseT物理層設備的技術手冊，4月2日 |
| 文件頁數： | 55/118頁 |
| 文件大小： | 890K |
| 代理商： | L84225 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁
Functional Description
Copyright 1999-2002 by LSI Logic Corporation. All rights reserved.
55 of 118
April, 2002
registers contain an identification code unique to the L84225 and their bit
definition complies with the IEEE 802.3 specifications.
The structure and bit definition of the Auto Negotiation Advertisement
and Auto Negotiation Remote End Capability registers is shown in
Table 14
and
Table 15
, respectively. These registers are used by the Auto
Negotiation algorithm and their bit definition complies with the IEEE
802.3 specifications.
The Global Configuration Register, shown in
Table 16
, stores various
configuration inputs and is common for all four channels. This register is
reserved for factory use only.
The Channel Configuration Register, shown in
Table 17
, stores various
configuration inputs unique to each channel. This register is reserved for
factory use only.
The structure and bit definition of the Channel Status Output Register is
shown in
Table 18
. This register contains output status information from
each channel.
The structure and bit definition of the Global Interrupt Mask Register is
shown in
Table 19
. This register is common for all four channels. Bit 7 is
the interrupt indication. The 7 least significant bits are the Mask bits for
the R/LT status bits in the Channel Status Output Register.
Register 20 in
Table 20
is reserved for factory use only. All bits must be
set to the pre-set default states shown for normal operation.
2.25.7 Invalid Registers
The registers in locations 6-15 and 21-31 are not implemented on the
device and are therefore unused. When an unused register is read, the
value returned can be configured to be either all 0s or all 1s by
appropriately pinstrapping the REGDEF pin.
相關PDF資料 |
PDF描述 |
|---|---|
| L84302 | L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02 |
| L8560 | Low-Power SLIC with Ringing |
| L8567 | SLIC for Peoples Republic of China Applications |
| L8567-32PLCC | Telecommunication IC |
| L8567-44PLCC | Telecommunication IC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| L84225/B1 | 制造商:LSI Corporation 功能描述: |
| L8446-04 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-06 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-07 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-41 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
發布緊急采購，3分鐘左右您將得到回復。