- 您現在的位置：買賣IC網 > PDF目錄374040 > ADUC845 (Analog Devices, Inc.) MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU PDF資料下載
參數資料
| 型號： | ADUC845 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| 中文描述： | MicroConverter的多通道ADC的24-/16-Bit與嵌入式62 kB閃存以及單周期控制器 |
| 文件頁數： | 73/108頁 |
| 文件大小： | 1109K |
| 代理商： | ADUC845 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
ADuC845/ADuC847/ADuC848
8052 COMPATIBLE ON-CHIP PERIPHERALS
This section gives a brief overview of the various secondary
peripheral circuits that are available to the user on-chip. These
features are mostly 8052 compatible (with a few additional
features) and are controlled via standard 8052 SFR bit definitions.
Parallel I/O
The ADuC845/ADuC847/ADuC848 use four input/output
ports to exchange data with external devices. In addition to
performing general-purpose I/O, some are capable of external
memory operations, while others are multiplexed with alternate
functions for the peripheral functions available on-chip. In
general, when a peripheral is enabled, that pin cannot be used as
a general-purpose I/O pin.
Port 0
Port 0 is an 8-bit open-drain bidirectional I/O port that is
directly controlled via the Port 0 SFR (80H). Port 0 is also the
multiplexed low-order address and data bus during accesses to
external data memory.
Rev. A | Page 73 of 108
Figure 48 shows a typical bit latch and I/O buffer for a Port 0
pin. The bit latch (one bit in the port’s SFR) is represented as a
Type D flip-flop, which clocks in a value from the internal bus
in response to a write to latch signal from the CPU. The
Q output of the flip-flop is placed on the internal bus in
response to a read latch signal from the CPU. The level of the
port pin itself is placed on the internal bus in response to a read
pin signal from the CPU. Some instructions that read a port
activate the read latch signal, and others activate the read pin
signal. See the Read-Modify-Write Instructions section for
details.
CONTROL
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
LATCH
Q
Q
DVDD
ADDR/DATA
P0.x
PIN
0
Figure 48. Port 0 Bit Latch and I/O Buffer
As shown in Figure 48, the output drivers of Port 0 pins are
switchable to an internal ADDR and ADDR/DATA bus by an
internal control signal for use in external memory accesses.
During external memory accesses, the P0 SFR has 1s written to
it; therefore, all its bit latches become 1. When accessing
external memory, the control signal in Figure 48 goes high,
enabling push-pull operation of the output pin from the internal
address or data bus (ADDR/DATA line). Therefore, no external
pull-ups are required on Port 0 for it to access external memory.
In general-purpose I/O port mode, Port 0 pins that have 1s
written to them via the Port 0 SFR are configured as open-drain
and, therefore, float. In this state, Port 0 pins can be used as high
impedance inputs. This is represented in Figure 48 by the NAND
gate whose output remains high as long as the control signal is
low, thereby disabling the top FET. External pull-up resistors
are, therefore, required when Port 0 pins are used as general-
purpose outputs. Port 0 pins with 0s written to them drive a
logic low output voltage (V
OL
) and are capable of sinking 1.6 mA.
Port 1
Port 1 is also an 8-bit port directly controlled via the P1 SFR
(90H). Port 1 digital output capability is not supported on this
device. Port 1 pins can be configured as digital inputs or analog
inputs. By (power-on) default, these pins are configured as
analog inputs, that is, 1 is written to the corresponding Port 1
register bit. To configure any of these pins as digital inputs, the
user should write a 0 to these port bits to configure the corre-
sponding pin as a high impedance digital input. These pins also
have various secondary functions aside from their analog input
capability, as described in Table 46.
Table 46. Port 1 Alternate Functions
Pin No.
Alternate Function
P1.2
REFIN2+ (second reference input, +’ve)
P1.3
REFIN2 (second reference input, –‘ve)
P1.6
IEXC1 (200 μA excitation current source)
P1.7
IEXC2 (200 μA excitation current source)
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
LATCH
Q
Q
P1.x
PIN
TO ADC
0
Figure 49. Port 1 Bit Latch and I/O Buffer
Port 2
Port 2 is a bidirectional port with internal pull-up resistors
directly controlled via the P2 SFR. Port 2 also emits the middle-
and high-order address bytes during accesses to the 24-bit
external data memory space.
In general-purpose I/O port mode, Port 2 pins that have 1s
written to them are pulled high by the internal pull-ups as
shown in Figure 50 and, in that state, can be used as inputs. As
inputs, Port 2 pins pulled externally low source current because
of the internal pull-up resistors. Port 2 pins with 0s written to
them drive a logic low output voltage (V
OL
) and are capable of
sinking 1.6 mA.
相關PDF資料 |
PDF描述 |
|---|---|
| ADUC845BCP8-3 | MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| ADUC847BCP8-3 | MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| ADUC845BCP8-5 | MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| ADUC847BCP8-5 | MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| ADUC845BCP62-3 | MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADUC845_12 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter?? Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
| ADUC845BCP32-3 | 制造商:Analog Devices 功能描述:10 CHANNEL 24 BIT DUAL ADC + FAST 8BIT UP - Trays |
| ADUC845BCP32-5 | 制造商:Analog Devices 功能描述:10 CHANNEL 24 BIT DUAL ADC + FAST 8BIT UP - Trays |
| ADUC845BCP62-3 | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 56-Pin LFCSP EP |
| ADUC845BCP62-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU |
發布緊急采購，3分鐘左右您將得到回復。