欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADUC845
廠商: Analog Devices, Inc.
元件分類: ADC
英文描述: MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
中文描述: MicroConverter的多通道ADC的24-/16-Bit與嵌入式62 kB閃存以及單周期控制器
文件頁數: 89/108頁
文件大小: 1109K
代理商: ADUC845
ADuC845/ADuC847/ADuC848
Rev. A | Page 89 of 108
SPI Interrupt
If the SERIPD bit in the PCON SFR is set, an SPI interrupt,
if enabled, wakes up the part from power-down mode. The
CPU services the SPI interrupt. The RETI at the end of the
ISR returns the core to the next instruction after the one
that enabled power-down.
INT0 Interrupt
If the INT0PD bit in the PCON SFR is set, an external
interrupt 0, if enabled, wakes up the part from power-
down. The CPU services the interrupt. The RETI at the end
of the ISR returns the core to the next instruction after the
one that enabled power-down.
Wake-Up from Power-Down Latency
Even with the 32 kHz crystal enabled during power-down, the
PLL takes some time to lock after a wake-up from power-down.
Typically, the PLL takes about 1 ms to lock. During this time,
code executes, but not at the specified frequency. Some opera-
tions, for example, UART communications, require an accurate
clock to achieve the specified 50 Hz/60 Hz rejection from the
ADCs. Therefore, it is advisable to wait until the PLL has locked
before proceeding with normal code execution. The following
code can be used to wait for the PLL to lock:
WAITFORLOCK: MOV A, PLLCON
JNB ACC.6, WAITFORLOCK
If the crystal is powered down during power-down, an additional
delay is associated with the startup of the crystal oscillator
before the PLL can lock. Typically taking about 150 ms, 32 kHz
crystals are inherently slow to oscillate. During this time before
lock, code executes, but the exact frequency of the clock cannot
be guaranteed. For any timing-sensitive operations, it is
recommended to wait for lock by using the lock bit in PLLCON
as shown previously.
An alternative way of saving power in power-down mode
is to slow down the core clock by using the CD bits in the
PLLCON register.
GROUNDING AND BOARD LAYOUT
RECOMMENDATIONS
As with all high resolution data converters, special attention
must be paid to grounding and PC board layout of ADuC845/
ADuC847/ADuC848-based designs in order to achieve
optimum performance from the ADCs and DAC.
Although the parts have separate pins for analog and digital
ground (AGND and DGND), the user must not tie these to
separate ground planes unless the two ground planes are
connected together very close to the part as shown in the
simplified example in Figure 67a. In systems where digital and
analog ground planes are connected together somewhere else
(at the system’s power supply, for example), they cannot be
connected again near the part since a ground loop would result.
In these cases, tie the AGND and DGND pins of the part to the
analog ground plane, as shown in Figure 67b. In systems with
only one ground plane, ensure that the digital and analog
components are physically separated onto separate halves of the
board such that digital return currents do not flow near analog
circuitry and vice versa. The parts can then be placed between
the digital and analog sections, as shown in Figure 67c.
In all of these scenarios, and in more complicated real-life
applications, keep in mind the flow of current from the supplies
and back to ground. Make sure that the return paths for all
currents are as close as possible to the paths the currents took to
reach their destinations. For example, do not power components
on the analog side of Figure 67b with DV
DD
since that would
force return currents from DV
DD
to flow through AGND. Also,
try to avoid digital currents flowing under analog circuitry,
which could happen if the user placed a noisy digital chip on
the left half of the board in Figure 67c. Whenever possible,
avoid large discontinuities in the ground plane(s) (such as are
formed by a long trace on the same layer), since they force
return signals to travel a longer path. Make all connections
directly to the ground plane, with little or no trace separating
the pin from its via to ground.
DGND
AGND
PLACE ANALOG
COMPONENTS
HERE
PLACE DIGITAL
COMPONENTS
HERE
GND
PLACE ANALOG
COMPONENTS
HERE
PLACE DIGITAL
COMPONENTS
HERE
DGND
a.
AGND
PLACE ANALOG
COMPONENTS
HERE
PLACE DIGITAL
COMPONENTS
HERE
b.
c.
0
Figure 67. System Grounding Schemes
If the user plans to connect fast logic signals (rise/fall time < 5 ns)
to any of the ADuC845/ADuC847/ADuC848’s digital inputs,
add a series resistor to each relevant line to keep rise and fall
times longer than 5 ns at the parts input pins. A value of 100
or 200 is usually sufficient to prevent high speed signals from
coupling capacitively into the part and affecting the accuracy of
ADC conversions.
相關PDF資料
PDF描述
ADUC845BCP8-3 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
ADUC847BCP8-3 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
ADUC845BCP8-5 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
ADUC847BCP8-5 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
ADUC845BCP62-3 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
相關代理商/技術參數
參數描述
ADUC845_12 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter?? Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
ADUC845BCP32-3 制造商:Analog Devices 功能描述:10 CHANNEL 24 BIT DUAL ADC + FAST 8BIT UP - Trays
ADUC845BCP32-5 制造商:Analog Devices 功能描述:10 CHANNEL 24 BIT DUAL ADC + FAST 8BIT UP - Trays
ADUC845BCP62-3 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 56-Pin LFCSP EP
ADUC845BCP62-5 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
主站蜘蛛池模板: 德令哈市| 应用必备| 绥中县| 南投县| 湘西| 万全县| 阳曲县| 宁晋县| 察哈| 崇州市| 张掖市| 息烽县| 福州市| 日土县| 商水县| 阿克陶县| 从江县| 正蓝旗| 定南县| 蒲城县| 平泉县| 宁国市| 壶关县| 南川市| 当阳市| 册亨县| 连江县| 昌吉市| 荔波县| 宁远县| 黔南| 通山县| 铜山县| 乌拉特前旗| 固原市| 富阳市| 时尚| 博乐市| 安多县| 岳阳县| 汶上县|