欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: L84302
元件分類: 通用總線功能
英文描述: L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02
中文描述: L84302四100/10 Mbps的4端口以太網的遠程監控控制器/ SNMP管理處的技術手冊,4月2日
文件頁數: 25/128頁
文件大小: 997K
代理商: L84302
Functional Description
Copyright 1997-2002 by LSI Logic Corporation. All rights reserved.
25 of 128
April, 2002
3.3.5 Receive Read Operation
All receive and transmit data is clocked in/out on rising edges of the
system clock, SCLK. The SCLK input needs to be continuously input to
the device at a frequency between 25-50 MHz.
The System Interface is bidirectional. When it is configured for a receive
read operation, data that is stored in the receive FIFO is output to the
System Interface. A receive read operation is initiated by asserting
RXINTEN and RXRDEN. RXINTEN acts as a general receive enable
input, and asserting RXINTEN also activates the output drivers for the
RXRDY and RXDC pins and removes them from high impedance state.
Coincident or after RXINTEN is asserted, RXRDEN must be asserted to
actually start the read operation. If RXRDEN is then asserted while
RXINTEN is asserted, the oldest data word in the receive FIFO is
clocked out onto the RXTXDATA[31:0] I/O pins on each rising edge of the
SCLK clock for the port selected by the RXTXPS[1:0] inputs. RXINTEN
and RXRDEN can be continuously asserted and deasserted as many
times as desired while a packet is being written into the device. The last
word of the packet is indicated by the assertion of RXTXEOF on the
same SCLK rising edge that clocks out the last word of the packet. Once
the entire packet has been clocked out, then no more data is clocked out
on RXTXDATA[31:0] for 8 SCLK cycles, thus allowing extra dribble SCLK
clock cycles to occur after the end of packet, up to a maximum of 8
SCLKs. After 8 extra dribble SCLKs without a RXRDEN deassertion, the
next packet will be read out of the receive FIFO. If there is no packet in
FIFO after 8 extra dribble SCLKs, then invalid data will be read out.
RXTXDATA[31:0] input data is 32-bit-wide packet data whose format and
relationship to the MAC packet and PHY Interface is described in
Figure 4
.
The byte enable pins, RXTXBE[3:0], are used for both transmit and
receive operation, and they determine which bytes of the 32-bit
RXTXDATA[31:0] data word contain valid data. RXTXBE[3:0] can be
configured as either inputs or outputs during a receive read operation by
appropriately setting the byte enable direction bit in the Configuration 3
register. When they are configured as outputs, RXTXBE[3:0] are clocked
out on rising edges of SCLK along with each data word and indicate
which bytes of the 32-bit RXTXDATA[31:0] data word contain valid data.
Note that RXTXBE[3:0]=0000 for all words of the packet except the last
word; the last word of the packet may end on any one of the four byte
boundaries of the 32-bit data word. When they are configured as inputs,
相關PDF資料
PDF描述
L8560 Low-Power SLIC with Ringing
L8567 SLIC for Peoples Republic of China Applications
L8567-32PLCC Telecommunication IC
L8567-44PLCC Telecommunication IC
L8574D CAP 15PF 50V 5% C0G SMD-0402 TR-7-PA SN100
相關代理商/技術參數
參數描述
L8446-04 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-06 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-07 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-41 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-42 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES
主站蜘蛛池模板: 随州市| 景宁| 青岛市| 龙井市| 阿坝县| 准格尔旗| 威远县| 方城县| 石景山区| 聊城市| 仁怀市| 永昌县| 宝清县| 中阳县| 平阴县| 清河县| 承德县| 肥乡县| 辽源市| 西乌| 禄丰县| 花莲县| 康平县| 新竹市| 蓝田县| 鱼台县| 清苑县| 衡山县| 岚皋县| 藁城市| 濮阳市| 固原市| 龙里县| 乌什县| 镇雄县| 资溪县| 红河县| 伊通| 当阳市| 江陵县| 崇州市|