- 您現在的位置：買賣IC網 > PDF目錄367493 > L84302 L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02 PDF資料下載
參數資料
| 型號： | L84302 |
| 元件分類： | 通用總線功能 |
| 英文描述： | L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02 |
| 中文描述： | L84302四100/10 Mbps的4端口以太網的遠程監控控制器/ SNMP管理處的技術手冊，4月2日 |
| 文件頁數： | 53/128頁 |
| 文件大小： | 997K |
| 代理商： | L84302 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Functional Description
Copyright 1997-2002 by LSI Logic Corporation. All rights reserved.
53 of 128
April, 2002
3.16.2 Automatic Pause Frame Generation
MAC Control Pause frames can be automatically generated by asserting
the FCNTRL pin. When the FCNTRL pin is asserted, a series of Pause
frames will be internally generated and transmitted over the MII Interface.
These Pause frames are referred to as autogenerated Pause frames.
The transmission of autogenerated Pause frames is not affected by the
reception of a receive Pause frame; receive Pause frames only inhibit the
transmission of regular packets from the transmit FIFO.
If a packet transmission is in progress when the FCNTRL pin is asserted,
the device waits until the transmission of that packet has completed and
then transmits the autogenerated Pause frame before any other
subsequent packets in the TX FIFO are transmitted. When the first
autogenerated Pause frame begins transmission, an internal timer will
start, whose value is equal to the pause_time value in the Pause frame
(and obtained from Flow Control Pause Time 0-1 registers). If the
FCNTRL pin is still asserted when the internal pause timer expires, then
another autogenerated Pause frame will be transmitted. This process will
continue to repeat itself as long as FCNTRL remains asserted. When
FCNTRL is deasserted, then one last autogenerated Pause frame of
pause_time=0 will be transmitted. To compensate for latency, the internal
pause timer will be internally shorten itself by 32 units from the value
programmed into the Flow Control Pause Time 0-1 registers.
The device can be programmed to eliminate the last autogenerated
Pause frame with pause_time=0 by clearing low the MAC Control frame
end pause bit in the Configuration 4 register.
The structure of the autogenerated Pause frame is described in
Figure 7
.
Note that the source address and pause_time parameter fields are
programmable through internal registers as shown in
Figure 7
.
相關PDF資料 |
PDF描述 |
|---|---|
| L8560 | Low-Power SLIC with Ringing |
| L8567 | SLIC for Peoples Republic of China Applications |
| L8567-32PLCC | Telecommunication IC |
| L8567-44PLCC | Telecommunication IC |
| L8574D | CAP 15PF 50V 5% C0G SMD-0402 TR-7-PA SN100 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| L8446-04 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-06 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-07 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-41 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-42 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
發布緊急采購，3分鐘左右您將得到回復。