- 您現在的位置：買賣IC網 > PDF目錄367493 > L84302 L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02 PDF資料下載
參數資料
| 型號： | L84302 |
| 元件分類： | 通用總線功能 |
| 英文描述： | L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02 |
| 中文描述： | L84302四100/10 Mbps的4端口以太網的遠程監控控制器/ SNMP管理處的技術手冊，4月2日 |
| 文件頁數： | 65/128頁 |
| 文件大小： | 997K |
| 代理商： | L84302 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Functional Description
Copyright 1997-2002 by LSI Logic Corporation. All rights reserved.
65 of 128
April, 2002
mean both transmitted and received information because Ethernet
was originally a shared media protocol. As such, transmit packet and
octet counters are also available in counters #17-26 and can be
summed with the receive packet and octet counts if desired.
3.19 Register Interface
3.19.1 General
The Register Interface is a selectable 8/16-bit bidirectional data interface
that allows access to the internal registers.
3.19.2 Timing
The Register Interface consists of thirty seven signals: sixteen
bidirectional data I/O pins (CDST[15:0]), eight register address inputs
(A[7:0]), one chip select input (ENREGIO), one read select input (RD),
one write select input (WR), two port select inputs (REGPS[1:0], one bus
size select input (BUSSIZE), two byte enable inputs (BE[1:0]), one data
ready output (READY), and four interrupt outputs, one per port
(INT_[1:4]).
To access a register through the Register Interface, ENREGIO must first
be asserted active low. Then either RD or WR must be asserted active
low to indicate either a read or a write cycle. On that same falling edge
of either RD or WR, the address of the register that will be accessed
needs to be present on A[7:0], and the port to be selected must be
present on REGPS[1:0]. If the cycle is a write cycle (WR asserted), then
the data on CDST[15:0] will be written to the designated register. If the
cycle is a read cycle (RD asserted), then data from the designated
register will be output on CDST[15:0] after some delay after the falling
edge of RD. The READY output will then go active high to indicate that
the data on CDST[15:0] is valid. READY will stay high as long as RD is
asserted, and return low after RD is deasserted. READY is placed in high
impedance state when ENREGIO is deasserted and driven when
ENREGIO is asserted. ENREGIO can remain low for multiple read or
write cycles so that many registers can be read or written to in one
ENREGIO assertion.
相關PDF資料 |
PDF描述 |
|---|---|
| L8560 | Low-Power SLIC with Ringing |
| L8567 | SLIC for Peoples Republic of China Applications |
| L8567-32PLCC | Telecommunication IC |
| L8567-44PLCC | Telecommunication IC |
| L8574D | CAP 15PF 50V 5% C0G SMD-0402 TR-7-PA SN100 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| L8446-04 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-06 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-07 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-41 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-42 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
發布緊急采購，3分鐘左右您將得到回復。