欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MC68HC916X1
廠商: Motorola, Inc.
英文描述: 16-Bit Modular Microcontroller(16位模塊化微控制器)
中文描述: 16位微控制器模塊(16位模塊化微控制器)
文件頁數: 102/172頁
文件大小: 1035K
代理商: MC68HC916X1
MOTOROLA
102
MC68HC916X1
MC68HC916X1TS/D
7.3 QSM Registers
QSM registers are divided into four categories: QSM global registers, QSM pin control registers,
QSPI submodule registers, and SCI submodule registers. The QSPI and SCI registers are defined
in separate sections below. Writes to unimplemented register bits have no meaning or effect, and
reads from unimplemented bits always return a logic zero value.
7.3.1 Global Registers
The QSM global registers contain system parameters used by both the QSPI and the SCI submod-
ules. These registers contain the bits and fields used to configure the QSM.
The QSMCR contains parameters for the QSM/CPU/intermodule bus (IMB) interface.
STOP — Stop Enable
0 = Normal QSM clock operation
1 = QSM clock operation stopped
STOP places the QSM in a low-power state by disabling the system clock in most parts of the module.
The QSMCR is the only register guaranteed to be readable while STOP is asserted. The QSPI RAM is
not readable. However, writes to RAM or any register are guaranteed to be valid while STOP is assert-
ed. STOP can be negated by the CPU and by reset.
The system software must stop each submodule before asserting STOP to avoid complications at re-
start and to avoid data corruption. The SCI submodule receiver and transmitter should be disabled, and
the operation should be verified for completion before asserting STOP. The QSPI submodule should be
stopped by asserting the HALT bit in SPCR3 and by asserting STOP after the HALTA flag is set.
FRZ1 — FREEZE Assertion Response
0 = Ignore the FREEZE signal on the IMB
1 = Halt the QSPI (on a transfer boundary)
FRZ1 determines what action is taken by the QSPI when the FREEZE signal of the IMB is asserted.
FREEZE is asserted whenever the CPU enters the background mode.
FRZ0 — Not Implemented
Bits [12:8] — Not Implemented
SUPV — Supervisor/Unrestricted Data Space
This bit has no effect because the CPU16 always operates in the supervisor mode.
IARB[3:0] — Interrupt Arbitration Identification Number
The IARB field is used to arbitrate between simultaneous interrupt requests of the same priority. Each
module that can generate interrupt requests must be assigned a unique, non-zero IARB field value.
QTEST
— QSM Test Register
QTEST is used during factory testing of the QSM.
$YFFC02
QSMCR
— QSM Configuration Register
$YFFC00
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
STOP
FRZ1
FRZ0
0
0
0
0
0
SUPV
0
0
0
IARB[3:0]
RESET:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
相關PDF資料
PDF描述
MC68HC9D60 Advance Information - Rev 4.0
MC68HC12D60 Advance Information - Rev 4.0
MC68HCL05C8A 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HSC05C8A 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HCP11 8-Bit Microcontrollers
相關代理商/技術參數
參數描述
MC68HC98LJ12CFU 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述:
MC68HC98LJ12CFUE 功能描述:8位微控制器 -MCU 8 BIT MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
MC68HC9S08RC60 L33R DIE 制造商:Motorola Inc 功能描述:
MC68HCP11A1CFN3 功能描述:8位微控制器 -MCU 8-bit HCMOS single chip MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
MC68HCP11A1FN 制造商:MOTORALA 功能描述:
主站蜘蛛池模板: 徐州市| 澄城县| 庆阳市| 井冈山市| 永吉县| 瑞丽市| 平罗县| 怀来县| 福贡县| 田东县| 祁门县| 浦城县| 迭部县| 恩平市| 开平市| 德江县| 齐河县| 元朗区| 十堰市| 庆阳市| 朔州市| 鄢陵县| 乐至县| 六安市| 大竹县| 左云县| 武隆县| 泗阳县| 宜丰县| 东源县| 安仁县| 威远县| 天水市| 林西县| 阜平县| 固阳县| 泾阳县| 两当县| 通许县| 陇川县| 彭泽县|