欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MC68HC916X1
廠商: Motorola, Inc.
英文描述: 16-Bit Modular Microcontroller(16位模塊化微控制器)
中文描述: 16位微控制器模塊(16位模塊化微控制器)
文件頁數: 22/172頁
文件大?。?/td> 1035K
代理商: MC68HC916X1
MOTOROLA
22
MC68HC916X1
MC68HC916X1TS/D
If a fast reference frequency is provided to the PLL from a source other than a crystal, or an external
system clock signal is applied through the EXTAL pin, the XTAL pin must be left floating.
When an external system clock signal is applied (MODCLK = 0 during reset), the PLL is disabled.
The duty cycle of the input is critical, especially at operating frequencies close to maximum. The
relationship between clock signal duty cycle and clock signal period is expressed as follows:
3.3.2 Clock Synthesizer Operation
V
DDSYN
is used to power the clock circuits when the system clock is synthesized from either a crys-
tal or an externally supplied reference frequency. A separate power source increases MCU noise
immunity and can be used to run the clock when the MCU is powered down. A quiet power supply
must be used as the V
DDSYN
source. Adequate external bypass capacitors should be placed as
close as possible to the V
DDSYN
pin to assure stable operating frequency. When an external system
clock signal is applied and the PLL is disabled, V
DDSYN
should be connected to the V
SS
supply.
Refer to the SCIM Reference Manual(SCIMRM/AD) for more information regarding system clock
power supply conditioning.
A voltage controlled oscillator (VCO) in the PLL generates the system clock signal. To maintain a
50% clock duty cycle, the VCO frequency (f
VCO
) is either two or four times the system clock fre-
quency, depending on the state of the X bit in SYNCR. The clock signal is fed back to a divider/
counter. The divider controls the frequency of one input to a phase comparator. The other phase
comparator input is a reference signal, either from the crystal oscillator or from an external source.
The comparator generates a control signal proportional to the difference in phase between the two
inputs. This signal is low-pass filtered and used to correct the VCO output frequency.
Filter circuit implementation can vary, depending upon the external environment and required clock
stability.
Figure 7
shows a recommended system clock filter network. XFC pin leakage must be
kept as low as possible to maintain optimum stability and PLL performance.
An external filter network connected to the XFC pin is not required when an external system clock
signal is applied and the PLL is disabled (V
DDSYN
= 0). The XFC pin must be left floating in this case.
Figure 7 System Clock Filter Network
Minimum External Clock Period
50 %
=
16/32 XFC CONN
*
MAINTAIN LOW LEAKAGE ON THE XFC NODE.
VDDSYN
0.01
μ
F
0.1
μ
F
XFC
*
V
SSI
0.1
μ
F
C4
C3
C1
相關PDF資料
PDF描述
MC68HC9D60 Advance Information - Rev 4.0
MC68HC12D60 Advance Information - Rev 4.0
MC68HCL05C8A 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HSC05C8A 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HCP11 8-Bit Microcontrollers
相關代理商/技術參數
參數描述
MC68HC98LJ12CFU 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述:
MC68HC98LJ12CFUE 功能描述:8位微控制器 -MCU 8 BIT MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
MC68HC9S08RC60 L33R DIE 制造商:Motorola Inc 功能描述:
MC68HCP11A1CFN3 功能描述:8位微控制器 -MCU 8-bit HCMOS single chip MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
MC68HCP11A1FN 制造商:MOTORALA 功能描述:
主站蜘蛛池模板: 麻栗坡县| 沂水县| 霍城县| 顺昌县| 崇左市| 玉环县| 兰考县| 盐城市| 江都市| 特克斯县| 宁陕县| 汉源县| 孝感市| 五大连池市| 余庆县| 营口市| 沿河| 和顺县| 丹寨县| 缙云县| 东方市| 女性| 宁远县| 敦煌市| 德清县| 水城县| 天峻县| 中宁县| 报价| 延边| 孙吴县| 朝阳市| 富阳市| 温州市| 扎兰屯市| 和顺县| 疏附县| 长葛市| 沂源县| 鄂托克前旗| 建阳市|